MPC7450 ,Freescale Semiconductor, Inc.features static and dynamic branch prediction– 128-entry (32-set, four-way set-associative) branch ..
MPC755BPX300LE ,RISC Microprocessor Hardware SpecificationsThermal Characteristics . . . . . . . . . . . . 7instruction set computing (RISC) microprocessors ..
MPC755BPX350LE ,RISC Microprocessor Hardware Specificationsfeatures of the MPC755 implementation of the PowerPC architecture. Major
MPC755BRX300LE ,RISC Microprocessor Hardware SpecificationsThermal Characteristics . . . . . . . . . . . . 7instruction set computing (RISC) microprocessors ..
MPC755BRX300LE ,RISC Microprocessor Hardware SpecificationsFeatures CTRBTIC Time Base Counter/Decrementer LRInstruction Queue 64-EntrySRs Clock Multiplier(6 ..
MPC755BRX350LE ,RISC Microprocessor Hardware SpecificationsMPC755ECFreescale SemiconductorRev. 6.1, 01/2005Technical DataMPC755RISC MicroprocessorHardware Spe ..
MSM9005 , DOT MATRIX LCD CONTROLLER WITH 8-DOT COMMON DRIVER AND 65-DOT SEGMENT DRIVER
MSM9006-02GS-BK , LCD Driver with Keyscan Function
MSM9202-01 , 5 x 7 Dot Character x 16-Digit Display Controller/Driver with Character RAM
MSM9554 , LSI Devices for FM Multiplex Data Demodulation
MSM9560GS-2K , IC for FM Multiplex Data Demodulation
MSM9563GA , IC for FM Multiplex Data Demodulation
MPC7450
Freescale Semiconductor, Inc.
The MPC7450 is a reduced instruction set computing (RISC) microprocessor that implements
the PowerPC instruction set architecture. This document describes pertinent electrical and
physical characteristics of the MPC7450. For functional characteristics of the processor, refer
to the
MPC7450 RISC Microprocessor Family User’s Manual
This document contains the following topics:
Topic PageSection 1.1, “Overview” 1
Section 1.2, “Features” 3
Section 1.3, “Comparison with the MPC7400” 7
Section 1.4, “General Parameters” 9
Section 1.5, “Electrical and Thermal Characteristics” 9
Section 1.6, “Pin Assignments” 30
Section 1.7, “Pinout Listings for the 483 CBGA Package” 31
Section 1.8, “Package Description” 34
Section 1.9, “System Design Information” 36
Section 1.10, “Document Revision History” 48
Section 1.11, “Ordering Information” 49
To locate any published updates for this document, refer to the website at
http://www.motorola.com/semiconductors
1.1 OverviewThe MPC7450 is the third implementation of the fourth generation (G4) microprocessors from
Motorola. The MPC7450 implements the full PowerPC 32-bit architecture and is targeted at
networking and computing systems applications. The MPC7450 consists of a processor core,
a 256-Kbyte L2, and an internal L3 tag and controller which support a glueless backside L3
cache through a dedicated high bandwidth interface.
Figure 1 shows a block diagram of the MPC7450. The core is a high-performance superscalar
design supporting a double-precision floating-point unit and a SIMD multimedia unit. The
memory storage subsystem supports the MPX bus interface to main memory and other system
resources. The L3 interface supports 1 or 2 Mbytes of external SRAM for L3 cache data.
Freescale Semiconductor, Inc.RCHIVED BY FREESCALE SEMICONDUCTOR, INC.
