MM74C95N ,4-Bit Right-Shift Left-Shift RegisterApplicationslelloadingispossible,orwithexternalinterconnection,shift-Y YData terminals Alarm system ..
MM74HC , Synchronous Decade Counter with Asynchronous Clear
MM74HC , Synchronous Decade Counter with Asynchronous Clear
MM74HC , Synchronous Decade Counter with Asynchronous Clear
MM74HC , Synchronous Decade Counter with Asynchronous Clear
MM74HC , Synchronous Decade Counter with Asynchronous Clear
MN3726MFE ,Image Pickup DevicesAbsolute Maximum Ratings and Operating ConditionsRating Operating conditionParameter Symbol Unitmin ..
MN3727FE ,Image Pickup DevicesAbsolute Maximum Ratings and Operating ConditionsRating Operating conditionSymbol UnitParametermin ..
MN3728FT ,Image Pickup DevicesPin DescriptionsPin No. Symbol Descriptions Pin No. Symbol Descriptions1 OD Output drain 11 PT P-we ..
MN3728MAE ,Image Pickup DevicesPin DescriptionsPin No.Symbol Descriptions Pin No. Symbol Descriptions1 OD Output drain Horizontal ..
MN3728MAE ,Image Pickup DevicesAbsolute Maximum Ratings and Operating ConditionsNote 2) Note 1)Rating Operating conditionParameter ..
MN3728MFE ,Image Pickup DevicesApplications• Low image lag• Compact lightweight camcoders• Electronic shutter function present• Ca ..
MM74C95N
4-Bit Right-Shift Left-Shift Register
TL/F/5890
MM54C95/MM74C95
4-Bit
Right-Shift
Left-Shift
Register
February 1988
MM54C95/MM74C95
4-Bit Right-Shift Left-Shift Register
General Description
This 4-bit shift registerisa monolithic complementary MOS
(CMOS) integrated circuit composedof fourD flip-flops.
This registerwill perform right-shiftor left-shift operations
dependent uponthe logical input leveltothe mode control. numberof these registers maybe connectedin seriesto
forman N-bit right-shiftor left-shift register.
Whena logical‘‘0’’ levelis appliedtothe mode controlin-
put,the outputof each flip-flopis coupledtotheD inputof
the succeedingflip flop. Right-shift operationis performed clockingatthe clock1 input,and serial data enteredat
the serial input, clock2and parallel inputsA throughDare
inhibited. Witha logical‘‘1’’ level appliedtothe mode con-
trol, outputsto succeeding stagesare decoupledand paral-
lel loadingis possible,orwith externalinterconnection, shift-
left operationcanbe accomplishedby connectingtheout-
putof each flip-floptothe parallel inputofthe previous
flip-flopand serial datais enteredat inputD.
Features Medium speed operation 10 MHz (typ.)
VCCe 10V,CLe50pF High noise immunity 0.45 VCC (typ.) Low power 100 nW/(typ.) Tenth power TTL compatible Drive2 LTTL loads Wide supply voltage range 3Vto 15V Synchronous parallel load Parallel inputsand outputs from each flip-flop Negative edge triggered clocking The MM54C95/MM74C95 follows the MM54L95/
MM74L95 Pinout
Applications Data terminals Instrumentation Automotive Medical electronics Alarm systems Remote metering Industrial electronics Computers
Block and Connection Diagrams
TL/F/5890–1
Dual-In-Line Package
TL/F/5890–4
Order Number MM54C95or MM74C95
TL/F/5890–2
TL/F/5890–3
Mode Controle0 forRightShift
Mode Controle1 forLeftShift orParallel Load
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
