MM74C89N ,64-Bit 3-STATE Random Access Read/Write MemoryMM54C89/MM74C8964-BitTRI-STATERandomAccessRead/WriteMemoryMarch1988MM54C89/MM74C8964-BitTRI-STATEÉR ..
MM74C901N ,Hex Inverting TTL Buffer . Hex Non-Inverting TTL BufferMM74C901 • MM74C902 Hex Inverting TTL Buffer • Hex Non-Inverting TTL BufferOctober 1987Revised Janu ..
MM74C902M ,Hex Non-Inverting TTL BufferElectrical Characteristics” providesconditions for actual device operation.(Soldering, 10 seconds) ..
MM74C902N ,Hex Non-Inverting TTL BufferMM74C902 Hex Non-Inverting TTL BufferOctober 1987Revised January 2004MM74C902Hex Non-Inverting TTL ..
MM74C905N ,3 V to 15 V, 12-bit successive approximation registerMM74C905 12-Bit Successive Approximation RegisterOctober 1987Revised July 2003MM74C90512-Bit Succes ..
MM74C906M ,Hex Open Drain N-Channel BuffersMM74C906 Hex Open Drain N-Channel BuffersOctober 1987Revised January 2004MM74C906Hex Open Drain N-C ..
MN35502 ,For Video稟udiofeatures a built-in digital filter with 16/20-bit input.LRCK 2 27 RSBUPIt uses pulse edge modulatio ..
MN35503 ,For Video稟udioFeatures OUT1D 13 16 OUT2D2 Built-in 8-fold oversampling digital filter using I S bus AV 14 15 AVSS ..
MN3610 ,Image Pickup DevicesFeatures ø 4 19 øR 2A• 2048 floating photodiodes and n-channel buried type CCD shift ø 5 18 NC1Breg ..
MN3610H ,Image Pickup DevicesAbsolute Maximum Ratings (Ta=25˚C, V =0V)SSParameter Symbol Rating UnitVPower supply voltage DD – 0 ..
MN3611 ,Image Pickup DevicesFeatures ø 4 19 øR 2• 2160 floating photodiodes and n-channel buried type CCD shiftNC 5 18 NCregist ..
MN3611RE ,Image Pickup DevicesAbsolute Maximum Ratings (Ta=25˚C, VSS=0V)Parameter Symbol Rating UnitVDDPower supply voltage – 0.3 ..
MM74C89J-MM74C89N
64-Bit TRI-STATE Random Access Read/Write Memory
TL/F/5888
MM54C89/MM74C89
64-Bit
TRI-STATE
Random
Access
Read/Write
Memory
March 1988
MM54C89/MM74C89 64-Bit TRI-STATEÉ
Random Access Read/Write Memory
General Description
The MM54C89/MM74C89isa 16-wordby 4-bit randomac-
cess read/write memory. Inputstothe memory consistof
four address lines, four data input lines,a write enableline
anda memory enable line. The four binary address inputs
are decoded internallyto select eachofthe16 possible
word locations.An internal address register latchesthead-
dress informationonthe positiveto negative transitionof
the memory enable input. Thefour TRI-STATE data output
lines workingin conjunction withthe memory enable input
providefor easy memory expansion.
Address Operation: Address inputs mustbe stabletSApri-tothe positiveto negative transitionof memory enable.It thusnot necessaryto hold address information stablefor
more thantHA afterthe memoryis enabled (positiveto neg-
ative transitionof memory enable).
Note: Thetiming isdifferentthan theDM7489inthata positiveto negative
transitionofthe memory enable must occurforthe memorytobe
selected.
Write Operation: Information presentatthe data inputsis
writtenintothe memoryatthe selected addressby bringing
write enableand memory enable low.
Read Operation:The complementofthe information which
was writtenintothe memoryis non-destructively readoutat
the four outputs. Thisis accomplishedby selectingthede-
sired addressand bringing memory enablelow and write
enable high.
Whenthe deviceis writingor disabledthe output assumesa
TRI-STATE (Hi-z) condition.
Features Wide supply voltage range 3.0Vto 15V Guaranteed noise margin 1.0V High noise immunity 0.45 VCC (typ.) Low power fanoutof2
TTL compatibility driving74L Low power consumption 100 nW/package (typ.) Fast access time 130ns (typ.)at VCCe 10V TRI-STATE output
Logic and Connection Diagrams
TL/F/5888–1
Dual-In-Line Package
TL/F/5888–2TopView
OrderNumberMM54C89
orMM74C89
TRI-STATEÉ isaregistered trademarkof National SemiconductorCorporation.
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
