MC74VHCT50ADT ,Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputssimilar to equivalent Bipolar Schottky TTL while maintaining CMOSlow power dissipation.The internal ..
MC74VHCT50ADTR2 , Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHCT541ADTR2 ,Octal Bus BufferON SemiconductorOctal Bus BufferMC74VHCT541AThe MC74VHCT541A is an advanced high speed CMOS octal ..
MC74VHCT541ADW ,Octal Bus BufferMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74VHCT541AMEL ,Octal Bus BufferELECTRICAL CHARACTERISTICS (Input t = t = 3.0ns)r fÎ T = 25°C T = – 40 to 85°CA AÎÎÎÎÎÎ MinÎÎÎ TypÎ ..
MC74VHCT573ADTRG , Octal D−Type Latch with 3−State Output
MDT10P22A2K , 8-bit micro-controller
MDT10P22A3S , 8-bit micro-controller
MDT10P22A5P , 8-bit micro-controller
MDT10P23A1S , 8-bit micro-controller
MDT10P55B1P , 8-bit micro-controller
MDT10P55B1S , 8-bit micro-controller
MC74VHCT50ADT
Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHCT50A
Noninverting Buffer /
CMOS Logic Level Shifter
with LSTTL–Compatible InputsThe MC74VHCT50A is a hex noninverting buffer fabricated with
silicon gate CMOS technology. It achieves high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining CMOS
low power dissipation.
The internal circuit is composed of three stages, including a buffered
output which provides high noise immunity and stable output.
The device input is compatible with TTL–type input thresholds and
the output has a full 5 V CMOS level output swing. The input
protection circuitry on this device allows overvoltage tolerance on the
input, allowing the device to be used as a logic–level translator from
3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic
to 3.0 V CMOS Logic while operating at the high–voltage power
supply.
The MC74VHCT50A input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHCT50A to be used to interface 5 V circuits to 3 V
circuits. The output structures also provide protection when
VCC = 0 V. These input and output structures help prevent device
destruction caused by supply voltage – input/output voltage mismatch,
battery backup, hot insertion, etc. High Speed: tPD = 3.5 ns (Typ) at VCC = 5 V Low Power Dissipation: ICC = 2 μA (Max) at TA = 25°C TTL–Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V CMOS–Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load Power Down Protection Provided on Inputs and Outputs
LOGIC DIAGRAMA1
Y = A Y1 Y2 Y3 Y4 Y5 Y6
LOGIC SYMBOL
