MC74VHCT259A ,8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shiftersilicon gate CMOS technology. It achieves high speed operationMARKING DIAGRAMSsimilar to equivalent ..
MC74VHCT32ADTR2 ,Quad 2-Input OR Gate / CMOS Logic Level Shifter with LSTTL-Compatible InputsMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74VHCT373ADT ,Octal D-Type Latch with 3-State OutputMAXIMUM RATINGS*Symbol Parameter Value UnitThis device contains protectionÎÎÎcircuitry to guard aga ..
MC74VHCT373ADTR2 ,Octal Transparent Latch 3-StateON SemiconductorOctal D-Type LatchMC74VHCT373Awith 3-State OutputThe MC74VHCT373A is an advanced h ..
MC74VHCT373ADW ,Octal D-Type Latch with 3-State OutputELECTRICAL CHARACTERISTICSÎÎÎÎÎT = 25°C T = – 40 to 85°CA AÎÎV VCC CCVSb Symboll P Parameter T Test ..
MC74VHCT373AM ,Octal D-Type Latch with 3-State Output**SEMICONDUCTOR TECHNICAL DATA** * The MC74VHCT373A is an advanced high speed CMOS octal latch w ..
MDT10P22A2K , 8-bit micro-controller
MDT10P22A3S , 8-bit micro-controller
MDT10P22A5P , 8-bit micro-controller
MDT10P23A1S , 8-bit micro-controller
MDT10P55B1P , 8-bit micro-controller
MDT10P55B1S , 8-bit micro-controller
MC74VHCT259A
8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter
MC74VHCT259A
8-Bit Addressable Latch/1-of-8 Decoder
CMOS Logic Level Shifter
with LSTTL–Compatible InputsThe MC74VHCT259 is an 8–bit Addressable Latch fabricated with
silicon gate CMOS technology. It achieves high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining CMOS
low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The VHC259 is designed for general purpose storage applications in
digital systems. The device has four modes of operation as shown in
the mode selection table. In the addressable latch mode, the signal on
Data In is written into the addressed latch. The addressed latch follows
the data input with all non–addressed latches remaining in their
previous states. In the memory mode, all latches remain in their
previous state and are unaffected by the Data or Address inputs. In the
one–of–eight decoding or demultiplexing mode, the addressed output
follows the state of Data In with all other outputs in the LOW state. In
the Reset mode, all outputs are LOW and unaffected by the address
and data inputs. When operating the VHCT259 as an addressable
latch, changing more than one bit of the address could impose a
transient wrong address. Therefore, this should only be done while in
the memory mode.
The VHCT inputs are compatible with TTL levels. This device can
be used as a level converter for interfacing 3.3 V to 5.0 V because it
has full 5 V CMOS level output swings.
The VHCT259A input structures provide protection when voltages
between 0 V and 5.5 V are applied, regardless of the supply voltage.
The output structures also provide protection when VCC = 0 V. These
input and output structures help prevent device destruction caused by
supply voltage—input/output voltage mismatch, battery backup, hot
insertion, etc. High Speed: tPD = 7.6 ns (Typ) at VCC = 5 V Low Power Dissipation: ICC = 2 μA (Max) at TA = 25°C TTL–Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V Power Down Protection Provided on Inputs and Outputs Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300 mA ESD Performance: HBM > 2000 V
