MC74VHCT132ADR2 ,Quad 2-Input NAND Schmitt TriggerON SemiconductorMC74VHCT132AQuad 2-Input NAND SchmittTriggerThe MC74VHCT132A is an advanced high s ..
MC74VHCT132ADTRG , Quad 2−Input NAND Schmitt Trigger
MC74VHCT138ADR2 ,Decoder DemultiplexerMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74VHCT138ADR2G , 3−to−8 Line Decoder
MC74VHCT138ADT ,3-to-8 Line Decoder**SEMICONDUCTOR TECHNICAL DATA * *The MC74VHCT138A is an advanced high speed CMOS 3–to–8 decoderfab ..
MC74VHCT138ADTR2 ,Decoder Demultiplexerdetermine which one of the outputs (Y0 – Y7) will go Low. Whenenable input E3 is held Low or either ..
MDS50-1200 ,DIODE / SCR MODULEFEATURES:Symbol Value UnitI50-70-85 AT(RMS)V /V800 and 1200 VDRM RRMI 50 and 100 mAGTDESCRIPTIONPac ..
MDS50-800 ,DIODE / SCR MODULEMDS35/50 /80SeriesDIODE / SCR MODULEMAIN
MDS80-800 ,DIODE / SCR MODULEapplications,ISOTOP®using phase controlled bridges, such as soft-startcircuits, welding equipment, ..
MDT10P22A2K , 8-bit micro-controller
MDT10P22A3S , 8-bit micro-controller
MDT10P22A5P , 8-bit micro-controller
MC74VHCT132ADR2
Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt
Trigger
The MC74VHCT132A is an advanced high speed CMOS Schmitt
NAND trigger fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar Schottky
TTL while maintaining CMOS low power dissipation.
Pin configuration and function are the same as the MC74VHC00,
but the inputs have hysteresis and, with its Schmitt trigger function,
the VHCT132A can be used as a line receiver which will receive slow
input signals.
The VHCT inputs are compatible with TTL levels. This device can
be used as a level converter for interfacing 3.3V to 5.0V , because it has
full 5V CMOS level output swings.
The VHCT132A input structures provide protection when voltages
between 0V and 5.5V are applied, regardless of the supply voltage.
The output structures also provide protection when VCC = 0V. These
input and output structures help prevent device destruction caused by
supply voltage – input/output voltage mismatch, battery backup, hot
insertion, etc.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7V, allowing the interface of 5V systems
to 3V systems. High Speed: tPD = 4.9ns (Typ) at VCC = 5V Low Power Dissipation: ICC = 2μA (Max) at TA = 25°C TTL–Compatible Inputs: VIL = 0.8V; VIH = 2.0V Power Down Protection Provided on Inputs Balanced Propagation Delays Designed for 2V to 5.5V Operating Range Low Noise: VOLP = 0.8V (Max) Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300mA ESD Performance: HBM > 2000V; Machine Model > 200V Chip Complexity: 72 FETs or 18 Equivalent Gates
FUNCTION TABLE
