MC74VHCT125ADR2 ,Quad Bus Buffer with 3-State Control InputsMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74VHCT125ADTR2 ,Quad Bus Buffer with 3-State Control InputsELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)ÎÎÎÎÎ r fT = 25°C T = ≤ 85°C T ≤ 125°CÎÎÎÎÎÎ AÎÎÎÎ ..
MC74VHCT125ADTRG , Quad Bus Buffer with 3−State Control Inputs
MC74VHCT132ADR2 ,Quad 2-Input NAND Schmitt TriggerON SemiconductorMC74VHCT132AQuad 2-Input NAND SchmittTriggerThe MC74VHCT132A is an advanced high s ..
MC74VHCT132ADTRG , Quad 2−Input NAND Schmitt Trigger
MC74VHCT138ADR2 ,Decoder DemultiplexerMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MDS50-1200 ,DIODE / SCR MODULEFEATURES:Symbol Value UnitI50-70-85 AT(RMS)V /V800 and 1200 VDRM RRMI 50 and 100 mAGTDESCRIPTIONPac ..
MDS50-800 ,DIODE / SCR MODULEMDS35/50 /80SeriesDIODE / SCR MODULEMAIN
MDS80-800 ,DIODE / SCR MODULEapplications,ISOTOP®using phase controlled bridges, such as soft-startcircuits, welding equipment, ..
MDT10P22A2K , 8-bit micro-controller
MDT10P22A3S , 8-bit micro-controller
MDT10P22A5P , 8-bit micro-controller
MC74VHCT125ADR2-MC74VHCT125ADTR2
Quad Bus Buffer with 3-State Control Inputs
MC74VHCT125A
Quad Bus Buffer
with 3−State Control InputsThe MC74VHCT125A is a high speed CMOS quad bus buffer
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
The MC74VHCT125A requires the 3−state control input (OE) to be
set High to place the output into the high impedance state.
The VHCT inputs are compatible with TTL levels. This device can
be used as a level converter for interfacing 3.3 V to 5.0 V , because it
has full 5.0 V CMOS level output swings.
The VHCT125A input structures provide protection when voltages
between 0 V and 5.5 V are applied, regardless of the supply voltage.
The output structures also provide protection when VCC = 0 V. These
input and output structures help prevent device destruction caused by
supply voltage − input/output voltage mismatch, battery backup, hot
insertion, etc.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems. High Speed: tPD = 3.8 ns (Typ) at VCC = 5.0 V Low Power Dissipation: ICC = 4.0 �A (Max) at TA = 25°C TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V Power Down Protection Provided on Inputs Balanced Propagation Delays Designed for 2.0 V to 5.5 V Operating Range Low Noise: VOLP = 0.8 V (Max) Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300 mA ESD Performance: Human Body Model > 2000 V;
Machine Model > 200 V Chip Complexity: 72 FETs or 18 Equivalent Gates
LOGIC DIAGRAM
Active−Low Output EnablesA1
OE1
OE2
OE3
FUNCTION TABLE
