MC74VHC126DT ,Quad Bus BufferELECTRICAL CHARACTERISTICS (Input t = t = 3.0ns)r fÎÎT = 25°C T = ≤ 85°C T = ≤ 125°CA A AÎÎÎÎÎSymbo ..
MC74VHC126DTR2 ,Quad Bus Buffer with 3-State InputsELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)r fÎÎÎÎ T = 25°CÎÎÎÎÎ T = ≤ 85°CÎÎÎÎÎ T = ≤ 125°CÎ ..
MC74VHC132MEL ,Quad 2-Input NAND Schmitt TriggerON SemiconductorMC74VHC132Quad 2-Input NAND SchmittTriggerThe MC74VHC132 is an advanced high speed ..
MC74VHC138DTR2 ,Decoder/DemultiplexerWhen the device is enabled, three Binary Select inputs (A0 – A2)MARKING DIAGRAMSdetermine which one ..
MC74VHC138DTR2 ,Decoder/DemultiplexerMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74VHC139 ,Dual 2-to-4 Decoder/DemultiplexerLOGIC DIAGRAMX/Y DMUX3 34 4A1a Y0a A1a Y0a1 0 0 00GA0a 2 5 Y1a A0a 2 5 Y1a32 1 11INPUT1 1Ea 6 Y2a E ..
MDP1603-101G ,Thick Film Resistor Networks, Dual-In-Line, Molded DIP, 01, 03, 05 SchematicsELECTRICAL SPECIFICATIONSMODEL/ SCHEMATIC RESISTOR RESISTANCE STANDARD TEMPERATURE TCR WEIGHTNO. OF ..
MDP1645 ,Dual Inline Package, Molded DIP, Rugged, Molded Case Construction, Highly Stable, Automatic Insert Compatible, Available in Tube Pack, Reduces Assembly Costs For Technical Questions, contact: ff2aresistors Document Number: 3151244 Revision 25-Oct-00MDP 164 ..
MDS213CG , 12-Port 10/100Mbps 1Gbps Ethernet Switch
MDS35-800 ,DIODE / SCR MODULEapplications,ISOTOP®using phase controlled bridges, such as soft-startcircuits, welding equipment, ..
MDS50-1200 ,DIODE / SCR MODULEFEATURES:Symbol Value UnitI50-70-85 AT(RMS)V /V800 and 1200 VDRM RRMI 50 and 100 mAGTDESCRIPTIONPac ..
MDS50-800 ,DIODE / SCR MODULEMDS35/50 /80SeriesDIODE / SCR MODULEMAIN
MC74VHC126D-MC74VHC126DT
Quad Bus Buffer
--
with 3–State Control InputsThe MC74VHC126 is a high speed CMOS quad bus buffer
fabricated with silicon gate CMOS technology. It achieves
noninverting high speed operation similar to equivalent Bipolar
Schottky TTL while maintaining CMOS low power dissipation.
The MC74VHC126 requires the 3–state control input (OE) to be set
Low to place the output into high impedance.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7V, allowing the interface of 5V systems
to 3V systems. High Speed: tPD = 3.8ns (Typ) at VCC = 5V Low Power Dissipation: ICC = 4μA (Max) at TA = 25°C High Noise Immunity: VNIH = VNIL = 28% VCC Power Down Protection Provided on Inputs Balanced Propagation Delays Designed for 2V to 5.5V Operating Range Low Noise: VOLP = 0.8V (Max) Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300mA ESD Performance: HBM > 2000V; Machine Model > 200V Chip Complexity: 72 FETs or 18 Equivalent Gates
LOGIC DIAGRAM
Active–High Output Enables
FUNCTION TABLEA1
OE1
OE2
OE3
OE4
