MC74LVX259D ,8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shiftersilicon gate CMOS technology.MARKING DIAGRAMSThe internal circuit is composed of three stages, incl ..
MC74LVX32 ,Quad 2-Input OR GateELECTRICAL CHARACTERISTICS (Input t = t = 3.0ns)r fÎÎÎÎÎÎ T = 25°CÎÎÎÎÎÎ T = − 40 to 85°CÎÎÎA AÎÎÎÎ ..
MC74LVX32DR2 ,Quad 2-Input OR GateLogic DiagramORDERING INFORMATION†Device Package ShippingMC74LVX32DR2 SOIC−14 2500 Tape & ReelMC74L ..
MC74LVX32DR2 ,Quad 2-Input OR GateELECTRICAL CHARACTERISTICSÎÎT = 25°C T = − 40 to 85°CA AV VCC CCÎÎÎÎV Min Typ Max Min MaxSymbol Par ..
MC74LVX32DTR2 ,Quad 2-Input OR GateFeaturesMARKINGDIAGRAMS• High Speed: t = 4.4 ns (Typ) at V = 3.3 VPD CC• Low Power Dissipation: I = ..
MC74LVX32M ,LOW-VOLTAGE CMOSMAXIMUM RATINGS*ÎÎÎÎÎÎSymbol Parameter Value UnitÎÎV DC Supply Voltage –0.5 to +7.0 VCCÎÎV DC Input ..
MDC3105LT1 ,RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCKFeatures Low Input Drive CurrentCIRCUIT BLOCK• Internal Zener Clamp Routes Induced Current to Groun ..
MDC3105LT1 ,RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCKFeatures Low Input Drive Current & Good Back−to−Front TransientIsolationMARKING• Internal Zener Eli ..
MDC3105LT1G ,Integrated Relay / Inductive Load Driver3MDC3105LT1TYPICAL PERFORMANCE CHARACTERISTICS(ON CHARACTERISTICS)500 5.0MC74HC04450 4.5T = 85°C@ 4 ..
MDC5001 ,Tech Electronics LTD - Low Voltage Bias Stabilizer with Enable
MDC5001T1 ,SILICON SMALLBLOCK INTEGRATED CIRCUITTHERMAL CHARACTERISTICSCharacteristic Symbol Max UnitTotal Device Power Dissipation P mWD(FR–5 PCB ..
MDC5001T1 ,SILICON SMALLBLOCK INTEGRATED CIRCUIT**Order this documentSEMICONDUCTOR TECHNICAL DATAby MDC5001T1/D * * ** • Maintains Stable Bias Cur ..
MC74LVX259D
8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter
MC74LVX259
8-Bit Addressable Latch/1-of-8 Decoder
CMOS Logic Level Shifter
with LSTTL–Compatible InputsThe MC74LVX259 is an 8–bit Addressable Latch fabricated with
silicon gate CMOS technology.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The LVX259 is designed for general purpose storage applications in
digital systems. The device has four modes of operation as shown in
the mode selection table.. In the addressable latch mode, the data on
Data In is written into the addressed latch. The addressed latch follows
the data input with all non–addressed latches remaining in their
previous states. In the memory mode, all latches remain in their
previous state and are unaffected by the Data or Address inputs. In the
one–of–eight decoding or demultiplexing mode, the addressed output
follows the state of Data In with all other outputs in the LOW state. In
the Reset mode, all outputs are LOW and unaffected by the address
and data inputs. When operating the LVX259 as an addressable latch,
changing more than one bit of the address could impose a transient
wrong address. Therefore, this should only be done while in the
memory mode.
The MC74LVX259 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74LVX259 to be used to interface 5 V circuits to 3 V
circuits. High Speed: tPD = 7.0 ns (Typ) at VCC = 3.3 V Low Power Dissipation: ICC = 2 μA (Max) at TA = 25°C High Noise Immunity: VNIH = VNIL = 28% VCC CMOS–Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load Power Down Protection Provided on Inputs and Outputs Balanced Propagation Delays Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300 mA ESD Performance: HBM > 2000 V; Machine Model > 200 V
