MC74LVX139DR2 ,Dual 2-to-4 Decoder/ Demultiplexera data input for demultiplexing operations. When the enable input isheld high, all four outputs are ..
MC74LVX14DR2 ,Schmitt InverterELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)r fÎÎÎÎÎT = 25°C T = −40 to 85°CA AMin Typ Max Min ..
MC74LVX14DR2G , Hex Schmitt Inverter With 5 V−Tolerant Inputs
MC74LVX14DT ,LOW-VOLTAGE CMOS**SEMICONDUCTOR TECHNICAL DATA**# ** **"** * * * ! *The MC74LVX14 is an advanced high speed CMO ..
MC74LVX14DTR2 ,Schmitt InverterFeatures14SOIC−14LVX14• High Speed: t = 6.8 ns (Typ) at V = 3.3 VPD CC14D SUFFIXAWLYWW• Low Power D ..
MC74LVX240DT ,Octal Bus Buffer, Inverting with 5V-Tolerant Inputs**SEMICONDUCTOR TECHNICAL DATA**!** *" *"*#**! **!* ! * "! The MC74LVX240 is an advanced high spee ..
MDC3105LT1 ,RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCKFeatures Low Input Drive CurrentCIRCUIT BLOCK• Internal Zener Clamp Routes Induced Current to Groun ..
MDC3105LT1 ,RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCKFeatures Low Input Drive Current & Good Back−to−Front TransientIsolationMARKING• Internal Zener Eli ..
MDC3105LT1G ,Integrated Relay / Inductive Load Driver3MDC3105LT1TYPICAL PERFORMANCE CHARACTERISTICS(ON CHARACTERISTICS)500 5.0MC74HC04450 4.5T = 85°C@ 4 ..
MDC5001 ,Tech Electronics LTD - Low Voltage Bias Stabilizer with Enable
MDC5001T1 ,SILICON SMALLBLOCK INTEGRATED CIRCUITTHERMAL CHARACTERISTICSCharacteristic Symbol Max UnitTotal Device Power Dissipation P mWD(FR–5 PCB ..
MDC5001T1 ,SILICON SMALLBLOCK INTEGRATED CIRCUIT**Order this documentSEMICONDUCTOR TECHNICAL DATAby MDC5001T1/D * * ** • Maintains Stable Bias Cur ..
MC74LVX139DR2
Dual 2-to-4 Decoder/ Demultiplexer
MC74LVX139
Dual 2-to-4 Decoder/
Demultiplexer
The MC74LVX139 is an advanced high speed CMOS 2–to–4
decoder/ demultiplexer fabricated with silicon gate CMOS technology.
When the device is enabled (E = low), it can be used for gating or as
a data input for demultiplexing operations. When the enable input is
held high, all four outputs are fixed high, independent of other inputs.
The inputs tolerate voltages up to 7 V, allowing the interface of 5 V
systems to 3 V systems. High Speed: tPD = 6.0 ns (Typ) at VCC = 3.3 V Low Power Dissipation: ICC = 4 μΑ (Max) at TA = 25°C High Noise Immunity: VNIH = VNIL = 28% VCC Power Down Protection Provided on Inputs Balanced Propagation Delays Designed for 2 V to 3.6 V Operating Range Low Noise: VOLP = 0.5 V (Max) Pin and Function Compatible with Other Standard Logic Families Latchup Performance Exceeds 300 mA ESD Performance: HBM > 2000 V; Machine Model > 200 V Chip Complexity: 100 FETs or 25 Equivalent Gates
FUNCTION TABLEA1a
A0a
GND
A1b
A0b
VCC
Y0a
Y1a
Y2a
Y3a
Y0b
Y1b
Y2b
Y3b
Figure 1. Pin Assignment
