MC74LCX374DTR2 ,Low-Voltage CMOS Octal D-Type Flip-FlopMaximum ratings applied to the device are individual stress limitvalues (not normal operating condi ..
MC74LCX374DTR2G , Low-Voltage CMOS Octal D-Type Flip-Flop
MC74LCX540 ,Low-Voltage CMOS Octal Buffer Flow Through Pinout**SEMICONDUCTOR TECHNICAL DATA*$+**$"( *(*" *)&*"$+ * &$)* *!#$)(*!( $"*&*#( * *#%)(’ *#* *)(%)(’ ..
MC74LCX540DTR2G , Low-Voltage CMOS Octal Buffer Flow Through Pinout
MC74LCX540DTR2G , Low-Voltage CMOS Octal Buffer Flow Through Pinout
MC74LCX540DW ,Low-Voltage CMOS Octal Buffer Flow Through Pinout with 5V-Tolerant Inputs and Outputs (3-State, Inverting)MAXIMUM RATINGS*Symbol Parameter Value Condition UnitV DC Supply Voltage –0.5 to +7.0 VCCV DC Input ..
MD8287 , OCTAL BUS TRANSCEIVER
MD8288 , M8288 BUS CONTROLLER FOR M8066,M8088,M80186 PROCESSORS
MD8288 , M8288 BUS CONTROLLER FOR M8066,M8088,M80186 PROCESSORS
MD82C37A-12/B ,CMOS High Performance Programmable DMA ControllerFeatures Description• Compatible with the NMOS 8237A The 82C37A is an enhanced version of the indus ..
MD82C37A-5/B ,CMOS High Performance Programmable DMA Controller82C37ACMOS High PerformanceMarch 1997 Programmable DMA Controller
MD82C50A/5/B ,CMOS Asynchronous Communications Element82C50ACMOS AsynchronousCommunications ElementMarch 1997
MC74LCX374-MC74LCX374DTR2
Low-Voltage CMOS Octal D-Type Flip-Flop
MC74LCX374
Low-Voltage CMOS
Octal D-Type Flip-Flop
With 5 V−Tolerant Inputs and Outputs
(3−State, Non−Inverting)The MC74LCX374 is a high performance, non−inverting octal
D−type flip−flop operating from a 2.3 to 3.6 V supply. High
impedance TTL compatible inputs significantly reduce current
loading to input drivers while TTL compatible outputs offer improved
switching noise performance. A VI specification of 5.5 V allows
MC74LCX374 inputs to be safely driven from 5 V devices.
The MC74LCX374 consists of 8 edge−triggered flip−flops with
individual D−type inputs and 3−state true outputs. The buffered clock
and buffered Output Enable (OE) are common to all flip−flops. The
eight flip−flops will store the state of individual D inputs that meet the
setup and hold time requirements on the LOW−to−HIGH Clock (CP)
transition. With the OE LOW, the contents of the eight flip−flops are
available at the outputs. When the OE is HIGH, the outputs go to the
high impedance state. The OE input level does not affect the operation
of the flip−flops.
Features Designed for 2.3 to 3.6 V VCC Operation 5 V Tolerant − Interface Capability With 5 V TTL Logic Supports Live Insertion and Withdrawal IOFF Specification Guarantees High Impedance When VCC = 0 V LVTTL Compatible LVCMOS Compatible 24 mA Balanced Output Sink and Source Capability Near Zero Static Supply Current in All Three Logic States (10 �A)
Substantially Reduces System Power Requirements Latchup Performance Exceeds 500 mA ESD Performance: Human Body Model >2000 V
Machine Model >200 V Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
