MC74LCX245D ,Low-Voltage CMOS Octal Transceiver With 5 V-Tolerant Inputs and Outputs (3-State, Inverting)The MC74LCX245 is a high performance, non–inverting octalMARKINGtransceiver operating from a 2.3 to ..
MC74LCX245DT ,Low-Voltage CMOS Octal TransceiverMC74LCX245Low-Voltage CMOS OctalTransceiverWith 5 V−Tolerant Inputs and Outputs(3−State, Inverting)
MC74LCX245DTR2 ,Low-Voltage CMOS Octal TransceiverMaximum ratings applied to the device are individual stress limitvalues (not normal operating condi ..
MC74LCX245DWG , Low-Voltage CMOS Octal Transceiver With 5 V−Tolerant Inputs and Outputs (3−State, Inverting)
MC74LCX245DWR2 ,Low-Voltage CMOS Octal Transceiverelectrical characteristics only.IAC CHARACTERISTICS t = t = 2.5 ns; R = 500 R F LLimitsT = −40°C t ..
MC74LCX245DWR2 ,Low-Voltage CMOS Octal Transceiverhttp://onsemi.comThe MC74LCX245 is a high performance, non−inverting octalMARKINGtransceiver operat ..
MD8282 , OCTAL LATCH
MD8286 , OCTAL BUS TRANSCEIVER
MD8287 , OCTAL BUS TRANSCEIVER
MD8288 , M8288 BUS CONTROLLER FOR M8066,M8088,M80186 PROCESSORS
MD8288 , M8288 BUS CONTROLLER FOR M8066,M8088,M80186 PROCESSORS
MD82C37A-12/B ,CMOS High Performance Programmable DMA ControllerFeatures Description• Compatible with the NMOS 8237A The 82C37A is an enhanced version of the indus ..
MC74LCX245D
Low-Voltage CMOS Octal Transceiver With 5 V-Tolerant Inputs and Outputs (3-State, Inverting)
MC74LCX245
Low-Voltage CMOS Octal
Transceiver
With 5 V–Tolerant Inputs and Outputs
(3–State, Inverting)The MC74LCX245 is a high performance, non–inverting octal
transceiver operating from a 2.3 to 3.6 V supply. High impedance TTL
compatible inputs significantly reduce current loading to input drivers
while TTL compatible outputs offer improved switching noise
performance. A VI specification of 5.5 V allows MC74LCX245 inputs
to be safely driven from 5 V devices. The MC74LCX245 is suitable
for memory address driving and all TTL level bus oriented transceiver
applications.
Current drive capability is 24 mA at both A and B ports. The
Transmit/Receive (T/R) input determines the direction of data flow
through the bi–directional transceiver. Transmit (active–HIGH)
enables data from A ports to B ports; Receive (active–LOW) enables
data from B to A ports. The Output Enable input, when HIGH,
disables both A and B ports by placing them in a HIGH Z condition. Designed for 2.3 to 3.6 V VCC Operation 5 V Tolerant — Interface Capability With 5 V TTL Logic Supports Live Insertion and Withdrawal IOFF Specification Guarantees High Impedance When VCC = 0 V LVTTL Compatible LVCMOS Compatible 24 mA Balanced Output Sink and Source Capability Near Zero Static Supply Current in All Three Logic States (10 μA)
Substantially Reduces System Power Requirements Latchup Performance Exceeds 500 mA ESD Performance: Human Body Model >2000 V; Machine Model
>200 V
