MC74HC574ADWR2 ,Octal 3-State NonInverting Flip-FlopLogic DiagramDesign Criteria Value UnitsInternal Gate Count* 66.5 ea.ÎÎInternal Gate Propagation De ..
MC74HC574ADWR2 ,Octal 3-State NonInverting Flip-FlopMAXIMUM RATINGS (Note 1)Symbol Parameter Value UnitV DC Supply Voltage 0.5 to 7.0 VCCV DC Input V ..
MC74HC574AF ,Octal 3-State NonInverting Flip-FlopELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)V Guaranteed LimitCCV VSymbol Parameter Test ..
MC74HC574AF ,Octal 3-State NonInverting Flip-FlopMC74HC574AOctal 3-State NoninvertingD Flip-FlopHigh–Performance Silicon–Gate CMOSThe MC74HC574A is ..
MC74HC574AF ,Octal 3-State NonInverting Flip-Flop3MC74HC574ADC
MC74HC574AFEL ,Octal 3-State NonInverting Flip-Flopresistors, they are compatible with LSTTL outputs.Data meeting the set–up time is clocked to the ou ..
MD54-0003TR ,MMIC Medium Level Mixer 1700
MD54-0003TR ,MMIC Medium Level Mixer 1700
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0007TR ,Low Cost MMIC Mixer, 2.1
MC74HC574A-MC74HC574ADTR2-MC74HC574ADW-MC74HC574ADWR2-MC74HC574AF-MC74HC574AFEL
Octal 3-State NonInverting Flip-Flop
MC74HC574A
Octal 3-State Noninverting
D Flip-Flop
High–Performance Silicon–Gate CMOSThe MC74HC574A is identical in pinout to the LS574. The device
inputs are compatible with standard CMOS outputs; with pull–up
resistors, they are compatible with LSTTL outputs.
Data meeting the set–up time is clocked to the outputs with the
rising edge of the Clock. The Output Enable input does not affect the
states of the flip–flops but when Output Enable is high, all device
outputs are forced to the high–impedance state. Thus, data may be
stored even when the outputs are not enabled.
The HC574A is identical in function to the HC374A but has the
flip–flop inputs on the opposite side of the package from the outputs to
facilitate PC board layout. Output Drive Capability: 15 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 2.0 to 6.0 V Low Input Current: 1.0 �A In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 266 FETs or 66.5 Equivalent Gates
http://
MARKING
DIAGRAMS
ORDERING INFORMATION
TSSOP–20
DT SUFFIX
CASE 948E
SO–20
DW SUFFIX
CASE 751D
PDIP–20
N SUFFIX
CASE 783 = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW= Work Week
