MC74HC541AF ,Octal 3-State Non Inverter Buffer/Line Driver2MC74HC541A
MC74HC541AF ,Octal 3-State Non Inverter Buffer/Line DriverMC74HC541AOctal 3-State NoninvertingBuffer/Line Driver/LineReceiverHigh–Performance Silicon–Gate CM ..
MC74HC541AF ,Octal 3-State Non Inverter Buffer/Line Driverfeaturesinputs and outputs on opposite sides of the package and two ANDed20active–low output enable ..
MC74HC541AFEL ,Octal 3-State Non Inverter Buffer/Line DriverThe MC74HC541A is identical in pinout to the LS541. The deviceinputs are compatible with Standard C ..
MC74HC541AFELG , Octal 3−State Noninverting Buffer/Line Driver/Line Receiver High−Performance Silicon−Gate CMOS
MC74HC541AFL1 ,Octal 3-State Non-Inverting Buffer/Line Driver/Line ReceiverMaximum Ratings are those values beyond which damage to the device may occur.Functional operation s ..
MD54-0003TR ,MMIC Medium Level Mixer 1700
MD54-0003TR ,MMIC Medium Level Mixer 1700
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0004TR ,800-1000 MHz, MMIC medium level mixer
MD54-0007TR ,Low Cost MMIC Mixer, 2.1
MC74HC541A-MC74HC541ADT-MC74HC541ADW-MC74HC541ADWR2-MC74HC541AF-MC74HC541AFEL-MC74HC541AN
Octal 3-State Non Inverter Buffer/Line Driver
MC74HC541A
Octal 3-State Noninverting
Buffer/Line Driver/Line
Receiver
High–Performance Silicon–Gate CMOSThe MC74HC541A is identical in pinout to the LS541. The device
inputs are compatible with Standard CMOS outputs. External pull–up
resistors make them compatible with LSTTL outputs.
The HC541A is an octal noninverting buffer/line driver/line
receiver designed to be used with 3–state memory address drivers,
clock drivers, and other bus–oriented systems. This device features
inputs and outputs on opposite sides of the package and two ANDed
active–low output enables.
The HC541A is similar in function to the HC540A, which has
inverting outputs. Output Drive Capability: 15 LSTTL Loads Outputs Directly Interface to CMOS, NMOS and TTL Operating Voltage Range: 2 to 6V Low Input Current: 1 �A High Noise Immunity Characteristic of CMOS Devices In Compliance With the JEDEC Standard No. 7A Requirements Chip Complexity: 134 FETs or 33.5 Equivalent Gates
VCC
OE2 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8
OE1 A1 A2 A3 A4 A5 A6 A7 A8 GND
Figure 1. Pinout: 20–Lead Packages (Top View)X = Don’t Care
Z = High Impedance
FUNCTION TABLE
ORDERING INFORMATION
http://
MARKING
DIAGRAMS = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW= Work Week
TSSOP–20
DT SUFFIX
CASE 948E
SO–20
DW SUFFIX
CASE 751D
PDIP–20
N SUFFIX
CASE 783
