MC74HC4040ADTR2 ,Monolithic WFR, Binary Counterhttp://onsemi.comoutputs; with pullup resistors, they are compatible with LSTTLoutputs.MARKINGThis ..
MC74HC4040AF ,Monolithic WFR, Binary CounterMaximum Ratings are those values beyond which damage to the device may occur.Functional operation s ..
MC74HC4040AFEL ,Monolithic WFR, Binary Counterhttp://onsemi.com2MC74HC4040ADC CHARACTERISTICS (Voltages Referenced to GND)Guaranteed LimitV VCC C ..
MC74HC4040AFG , 12−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC4040AFL1 ,12-Stage Binary Ripple Counterhttp://onsemi.com2MC74HC4040ADC CHARACTERISTICS (Voltages Referenced to GND)Guaranteed LimitV VCC C ..
MC74HC4040AFR2 ,12-Stage Binary Ripple CounterMaximum Ratings are those values beyond which damage to the device may occurÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ..
MD2200-D24 , Disk OnChip 2000 DIP
MD2200-D24 , Disk OnChip 2000 DIP
MD2202 , Disk OnChip 2000 DIP
MD2219A ,Dual TransistorsMAXIMUM RATINGSMD2218,A,M92219” M02218AFAF_ - M02218.A MD2218AFRating Symbol M02219,A MD2219AF Unit ..
MD2310FX ,High voltage npn power transistor for standard definition crt displayFeatures■ State-of-the-art technology:– diffused collector “enhanced generation”■ Stable performanc ..
MD54-0003TR ,MMIC Medium Level Mixer 1700
MC74HC4040A-MC74HC4040AD-MC74HC4040ADR2-MC74HC4040ADTR2-MC74HC4040AF-MC74HC4040AFEL-MC74HC4040AN
Monolithic WFR, Binary Counter
MC74HC4040A
12-Stage Binary Ripple
Counter
High–Performance Silicon–Gate CMOSThe MC74C4040A is identical in pinout to the standard CMOS
MC14040. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LSTTL
outputs.
This device consists of 12 master–slave flip–flops. The output of
each flip–flop feeds the next and the frequency at each output is half of
that of the preceding one. The state counter advances on the
negative–going edge of the Clock input. Reset is asynchronous and
active–high.
State changes of the Q outputs do not occur simultaneously because
of internal ripple delays. Therefore, decoded output signals are subject
to decoding spikes and may have to be gated with the Clock of the
HC4040A for some designs. Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 2 to 6 V Low Input Current: 1 μA High Noise Immunity Characteristic of CMOS Devices In Compliance With JEDEC Standard No. 7A Requirements Chip Complexity: 398 FETs or 99.5 Equivalent Gates
LOGIC DIAGRAMQ10
Clock 10
Reset CCPin 8 = GND
VCC
Q11 Q10 Q8 Q9 Reset Clock Q1
Q11
Q12
