MC74HC393AFL1 ,Dual 4-Stage Binary Ripple Counterresistors, they are compatible with LSTTL outputs.This device consists of two independent 4–bit bin ..
MC74HC393AN ,Dual 4-Stage Binary Ripple CounterMAXIMUM RATINGS*ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ SymbolÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis d ..
MC74HC393AN ,Dual 4-Stage Binary Ripple Counter**SEMICONDUCTOR TECHNICAL DATA ** ** *J SUFFIX *CERAMIC PACKAGE14High–Performance Silicon–Gate CMO ..
MC74HC393AN ,Dual 4-Stage Binary Ripple CounterMAXIMUM RATINGS*ÎÎÎSymbol Parameter Value UnitThis device contains protectionÎÎÎÎÎÎcircuitry to gua ..
MC74HC393D ,Dual 4-Stage Binary Ripple Counter
MC74HC393DR2 ,Dual 4-Stage Binary Ripple CounterMAXIMUM RATINGS*ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ..
MD1802FX ,High voltage NPN power transistor for standard definition CRT displayElectrical characteristicsSymbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector cu ..
MD1803DFH , High voltage NPN Power transistor for standard definition CRT display
MD1803DFX ,High voltage npn power transistor for standard definition CRT displayElectrical characteristics Symbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector c ..
MD1803DFX ,High voltage npn power transistor for standard definition CRT displayApplicationsInternal schematic diagram■ Horizontal deflection output for TVDescriptionThe MD1803DFX ..
MD2001FX ,High voltage NPN power transistor for standard definition CRT displayElectrical characteristicsSymbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector cu ..
MD2103DFH , High voltage NPN power transistor for standard definition CRT display
MC74HC393AF-MC74HC393AFL1
Dual 4-Stage Binary Ripple Counter
---
High–Performance Silicon–Gate CMOSThe MC74HC393A is identical in pinout to the LS393. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4–bit binary ripple counters
with parallel outputs from each counter stage. A ÷ 256 counter can be
obtained by cascading the two binary counters.
Internal flip–flops are triggered by high–to–low transitions of the
clock input. Reset for the counters is asynchronous and active–high.
State changes of the Q outputs do not occur simultaneously because of
internal ripple delays. Therefore, decoded output signals are subject to
decoding spikes and should not be used as clocks or as strobes except
when gated with the Clock of the HC393A. Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating V oltage Range: 2 to 6 V Low Input Current: 1 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 236 FETs or 59 Equivalent Gates
LOGIC DIAGRAMCLOCK
RESET
1, 13
PIN 14 = VCC
PIN 7 = GND
FUNCTION TABLE
