MC74HC374AFL1 ,Octal 3-State Non-Inverting D Flip-Flopresistors, they are compatible with LSTTL outputs.Data meeting the setup time is clocked to the out ..
MC74HC374AFR1 ,Octal 3-State Non-Inverting D Flip-FlopELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6.0 ns)L r fÎÎGuaranteed LimitÎÎÎÎÎÎV – 55 toC ..
MC74HC374AN ,Octal D-Type Flip-FlopMAXIMUM RATINGS*ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ SymbolÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis d ..
MC74HC374AN. ,Octal D-Type Flip-FlopELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎGuaran ..
MC74HC374ANG , Octal 3−State Non−Inverting D Flip−Flop High−Performance Silicon−Gate CMOS
MC74HC390A ,Dual 4-Stage Binary Ripple Counter with Divide-By-2 and Divide-By-5 Sectionshttp://onsemi.com3MC74HC390ATIMING REQUIREMENTS (Input t = t = 6 ns)r fÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ..
MD1802FX ,High voltage NPN power transistor for standard definition CRT displayElectrical characteristicsSymbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector cu ..
MD1803DFH , High voltage NPN Power transistor for standard definition CRT display
MD1803DFX ,High voltage npn power transistor for standard definition CRT displayElectrical characteristics Symbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector c ..
MD1803DFX ,High voltage npn power transistor for standard definition CRT displayApplicationsInternal schematic diagram■ Horizontal deflection output for TVDescriptionThe MD1803DFX ..
MD2001FX ,High voltage NPN power transistor for standard definition CRT displayElectrical characteristicsSymbol Parameter Test conditions Min. Typ. Max. UnitV = 1500VCollector cu ..
MD2103DFH , High voltage NPN power transistor for standard definition CRT display
MC74HC374AFL1-MC74HC374AFR1
Octal 3-State Non-Inverting D Flip-Flop
---
High–Performance Silicon–Gate CMOSThe MC74HC374A is identical in pinout to the LS374. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
Data meeting the setup time is clocked to the outputs with the rising
edge of the clock. The Output Enable input does not affect the states of
the flip–flops, but when Output Enable is high, the outputs are forced
to the high–impedance state; thus, data may be stored even when the
outputs are not enabled.
The HC374A is identical in function to the HC574A which has the
input pins on the opposite side of the package from the output. This
device is similar in function to the HC534A which has inverting
outputs. Output Drive Capability: 15 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating V oltage Range: 2.0 to 6.0 V Low Input Current: 1.0 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 266 FETs or 66.5 Equivalent Gates
LOGIC DIAGRAMDATA
INPUTSCLOCK18OUTPUT ENABLE
PIN 20 = VCC
PIN 10 = GND
NONINVERTING
OUTPUTS
FUNCTION TABLE
http://
MARKING
DIAGRAMS = Assembly Location = Wafer Lot = Year = Work Week
SOIC WIDE–20
DW SUFFIX
CASE 751D
PDIP–20
N SUFFIX
CASE 738
TSSOP–20
DT SUFFIX
CASE 948G
ORDERING INFORMATION
PIN ASSIGNMENTOUTPUT
ENABLE
GND
VCC
CLOCK
