MC74HC244 ,Octal 3-State Noninverting Buffer/Line Driver/Line ReceiverELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6 ns)L r fGuaranteed LimitÎÎV – 55 toÎ CCÎÎÎÎÎ ..
MC74HC244A ,Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiverhttp://onsemi.com3MC74HC244ASWITCHING WAVEFORMSt tr fVCCVDATA INPUT CCENABLE 50%90%A OR B 50%A OR B ..
MC74HC244AD ,Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOSELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6 ns)L r fGuaranteed LimitÎÎV – 55 toÎ CCÎÎÎÎÎ ..
MC74HC244ADW ,Octal 3-State Non-Inverting Buffer/Line Driver/Line ReceiverMAXIMUM RATINGS*ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ SymbolÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis d ..
MC74HC244ADW ,Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiver
MC74HC244ADW ,Octal 3-State Non-Inverting Buffer/Line Driver/Line Receiver
MCZ33198EFR2 , Automotive High-Side TMOS Driver
MCZ33287EG , Contact Monitoring and Dual Low-Side Protected Driver
MCZ33287EG , Contact Monitoring and Dual Low-Side Protected Driver
MCZ33290EFR2 , ISO K Line Serial Link Interface
MCZ33290EFR2 , ISO K Line Serial Link Interface
MCZ33291EG , Eight-Output Switch with Serial Peripheral Interface I/O
MC74HC244
Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
----
High–Performance Silicon–Gate CMOSThe MC74HC244A is identical in pinout to the LS244. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This octal noninverting buffer/line driver/line receiver is designed
to be used with 3–state memory address drivers, clock drivers, and
other bus–oriented systems. The device has noninverting outputs and
two active–low output enables.
The HC244A is similar in function to the HC240A. Output Drive Capability: 15 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating V oltage Range: 2 to 6 V Low Input Current: 1 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 136 FETs or 34 Equivalent Gates
LOGIC DIAGRAMDATA
INPUTS YB4
YB3
YB2
YB1
YA4
YA3
YA2
YA1
NONINVERTING
OUTPUTS
PIN 20 = VCC
PIN 10 = GNDOUTPUT
ENABLES
ENABLE A
ENABLE B
FUNCTION TABLE
http://
MARKING
DIAGRAMS = Assembly Location = Wafer Lot = Year = Work Week
SOIC WIDE–20
DW SUFFIX
CASE 751D
PDIP–20
N SUFFIX
CASE 738
TSSOP–20
DT SUFFIX
CASE 948G
ORDERING INFORMATION
PIN ASSIGNMENTYB4
ENABLE A
GND
YB1
YB2
YB3
YA2
YA1
ENABLE B
VCC
YA4
YA3
