MC74HC03AN ,Quad 2-Input NAND Gate with DrainMAXIMUM RATINGS*ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ..
MC74HC04 ,Hex Inverter
MC74HC04A ,Hex InverterMC74HC04AHex InverterHigh−Performance Silicon−Gate CMOSThe MC74HC04A is identical in pinout to the ..
MC74HC04AD ,Hex InverterMC74HC04AHex InverterHigh−Performance Silicon−Gate CMOSThe MC74HC04A is identical in pinout to the ..
MC74HC04ADR2 ,Hex Inverteroutputs.The device consists of six three−stage inverters.PDIP−14
MC74HC04ADT ,Hex Inverter
MCR25M ,Silicon Controlled RectifierELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)JCharacteristic Symbol Min Typ Max Unit ..
MCR25N ,Silicon Controlled RectifierMAXIMUM RATINGS (T = 25°C unless otherwise noted)JRating Symbol Value Unit4(1)Peak Repetitive Off–S ..
MCR265 ,Silicon Controlled RectifiersELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted.)CCharacteristic Symbol Min Typ Max Uni ..
MCR265 ,Silicon Controlled RectifiersMAXIMUM RATINGS (T = 25°C unless otherwise noted)JA KRating Symbol Value Unit(1)Peak Repetitive Off ..
MCR265-10 ,Thyristors**Order this documentSEMICONDUCTOR TECHNICAL DATA by MCR265-2/D*Silicon Controlled Rectifiers. . . ..
MCR265-10 ,ThyristorsMAXIMUM RATINGS (T = 25°C unless otherwise noted.)JRating Symbol Value Unit(1)Peak Repetitive Forwa ..
MC74HC03-MC74HC03AD-MC74HC03AN
Quad 2-Input NAND Gate With Open-Drain Outputs
SEMICONDUCTOR TECHNICAL DATA -
High–Performance Silicon–Gate CMOSThe MC74HC03A is identical in pinout to the LS03. The device inputs
are compatible with Standard CMOS outputs; with pullup resistors, they
are compatible with LSTTL outputs.
The HC03A NAND gate has, as its outputs, a high–performance MOS
N–Channel transistor. This NAND gate can, therefore, with a suitable
pullup resistor, be used in wired–AND applications. Having the output
characteristic curves given in this data sheet, this device can be used as
an LED driver or in any other application that only requires a sinking
current. Output Drive Capability: 10 LSTTL Loads With Suitable Pullup Resistor Outputs Directly Interface to CMOS, NMOS and TTL High Noise Immunity Characteristic of CMOS Devices Operating Voltage Range: 2 to 6V Low Input Current: 1μA In Compliance With the JEDEC Standard No. 7A Requirements Chip Complexity: 28 FETs or 7 Equivalent Gates
DESIGN GUIDE* Equivalent to a two–input NAND gate
PIN 14 = VCC
PIN 7 = GND
* Denotes open–drain outputs
LOGIC DIAGRAM3,6,8,11Y*
1,4,9,12AB
OUTPUT
PROTECTION
DIODE
VCC
Pinout: 14–Lead Packages (Top View)VCC B4 A4 Y4 B3 A3 Y3 B1 Y1 A2 B2 Y2 GND
