MC74HC02AFEL ,Quad 2-Input NOR GateMC74HC02AQuad 2-Input NOR GateHigh−Performance Silicon−Gate CMOSThe MC74HC02A is identical in pinou ..
MC74HC02AN ,Quad 2-Input NOR Gate(High-Performance Silicon-Gate CMOS)Maximum ratingsapplied to the device are individual stress limit values (not normal operating condi ..
MC74HC03 ,Quad 2-Input NAND Gate With Open-Drain OutputsLOGIC DIAGRAMVCCPinout: 14–Lead Packages (Top View)OUTPUTPROTECTIONV B4 A4 Y4 B3 A3 Y3CCDIODE3,6,8, ..
MC74HC03A ,Quad 2-Input NAND Gate with Drainhttp://onsemi.com3MC74HC03AVCCt tr f1kΩ RpdVCC90%INPUT A50%OUTPUTTEST10%DEVICEGNDPOINTUNDERt tPZL P ..
MC74HC03A ,Quad 2-Input NAND Gate with DrainMAXIMUM RATINGS*Symbol Parameter Value UnitÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎThis de ..
MC74HC03AD ,Quad 2-Input NAND Gate with Drain**SEMICONDUCTOR TECHNICAL DATA* ** ** * * ** * * ** **High–Performance Silicon–Gate CMOSN SUFFIXPLA ..
MCR218 ,Thyristors(Silicon Controlled Rectifiers)MAXIMUM RATINGS (T = 25°C unless otherwise noted.)JRating Symbol Value Unit(1)Peak Repetitive Forwa ..
MCR218-2G , Silicon Controlled Rectifiers Reverse Blocking Thyristors
MCR218-4 ,ThyristorMAXIMUM RATINGS (T = 25°C unless otherwise noted)JRating Symbol Value Unit(1)Peak Repetitive Off–St ..
MCR218-6 ,ThyristorELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted.)JCharacteristic Symbol Min Typ Max Uni ..
MCR22-2 ,Silicon Controlled RectifiersTHERMAL CHARACTERISTICSCharacteristic Symbol Max UnitThermal Resistance, Junction to Case R 50 °C/W ..
MCR225 ,Silicon Controlled Rectifiers**Order this documentSEMICONDUCTOR TECHNICAL DATA by MCR22-2/D** ** ** **. . . designed and tested ..
MC74HC02A-MC74HC02AD-MC74HC02ADR2-MC74HC02ADTR2-MC74HC02AFEL-MC74HC02AN
Quad 2-Input NOR Gate
MC74HC02A
Quad 2-Input NOR Gate
High−Performance Silicon−Gate CMOSThe MC74HC02A is identical in pinout to the LS02. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
Features Pb−Free Packages are Available* Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 2.0 to 6.0 V Low Input Current: 1.0 �A High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7.0 A Chip Complexity: 40 FETs or 10 Equivalent Gates
LOGIC DIAGRAMY1A1
PIN 14 = VCC
PIN 7 = GNDB1
Y = A + BY2A2B2Y3A3B3A4B4
PIN ASSIGNMENTVCC
GND
*For additional information on our Pb−Free strategy and soldering details, please
