MC74F299N ,8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINSFUNCTIONAL DESCRIPTIONThe MC74F299 is an 8-bit universal shift/storage register are also brought ou ..
MC74F32 ,QUAD 2-INPUT OR GATE
MC74F32 ,QUAD 2-INPUT OR GATE
MC74F353N ,DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
MC74F373DW ,OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS
MC74F374DW ,OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
MCR03EZPFX , Thick film rectangular resistors
MCR03EZPFX1001 , Thick Film Chip Resistors
MCR03EZPFX1002 , HIGHLY EFFICIENT INTEGRATED SYNCHRONOUS BUCK REGULATOR FOR DDR APPLICATIONS
MCR03EZPFX1003 , Thick Film Chip Resistors
MCR03EZPJ000 , Thick Film Chip Resistors
MCR08B ,Sensiteve Gate Silicon Controlled RectifierELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)CCharacteristic Symbol Min Typ Max Unit ..
MC74F299N
8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS
FUNCTIONAL DESCRIPTIONThe MC74F299 is an 8-bit universal shift/storage register are also brought out on other pins for expansion in serialwith 3-state outputs. Four modes of operation are possible: shifting of longer words.hold (store), shift left, shift right and load data. The parallel load A LOW signal on MR overrides the Select and CP inputsinputs and flip-flop outputs are multiplexed to reduce the total and resets the flip-flops. All other state changes are initiatednumber of package pins. Additional outputs are provided for by the rising edge of the clock. Inputs can change when theflip-flops Q and Q to allow easy serial cascading. A separate clock is in either state provided only that the recommended0 7active-LOW Master Reset is used to reset the register. set-up and hold times, relative to the rising edge of CP, areThe MC74F299 contains eight edge-triggered D-type observed.flip-flops and the interstage logic necessary to perform A HIGH signal on either OE or OE disables the 3-state1 2synchronous shift left, shift right, parallel load and hold buffers and puts the I/O pins in the high impedance state. Inoperations. The type of operation is determined by S and S , this condition the shift, hold, load and reset operations can still0 1as shown in the Function Table. All flip-flop outputs are occur. The 3-state buffers are also disabled by HIGH signalsbrought out through 3-state buffers to separate I/O pins that on both S and S in preparation for a parallel load operation.0 1also serve as data inputs in the parallel load mode. Q and Q0 7DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)LimitsSymbol Symbol Parameter Parameter Min Typ Max Unit Unit T Test Conditions est ConditionsV Input HIGH Voltage 2.0 V Guaranteed Input HIGH VoltageIHV Input LOW Voltage 0.8 V Guaranteed Input LOW VoltageILV Input Clamp Diode Voltage –1.2 V V = MIN, I = –18 mAIK CC IN74 2.5 V = 4.5 VCCQ Q /Q /Q V V II = –1.0 mA = –1.0 mA0 0 7 7 O OH H74 2.7 V = 4.75 VCCV V V Output HIGH V Output HIGH V Output HIGH Voltage oltage oltageO O OH H H74 2.7 3.4 V = 4.75 VCCI/O I/O V V II = – = –3.0 mA 3.0 mAO OH H74 2.4 V = 4.5 VCCQ /Q 0.5 I = 20 mA0 7 OLV V Output LOW V Output LOW Voltage oltage V V V V = MIN = MINO OL L C CC CI/O 0.5 I = 24 mAOLQ /Q 200 7μ μA A V V = MAX, V = MAX, V = 2.7 V = 2.7 VC CC C IIN NI/O 70III Input HIGH Current Input HIGH Current Input HIGH CurrentIIIH H HQ /Q 0.1 V = 7.0 V0 7 INmA mA V V = MAX = MAXC CC CI/O 1.0 V = 5.5 VINS , S –1.20 1II Input LOW Current Input LOW Current mA mA V V = MAX, V = MAX, V = 0.5 V = 0.5 VIIL L C CC C IIN NOther Inputs –0.670 μA V = 2.7 VOf Off-State Output Current, f-State Output Current, OUTI V = MAXI V = MAXOZH CCOZH CCHigh-Level Voltage Applied1.0 mA V = 5.5 VOUTOff-State Output Current,I –0.6 mA V = MAX, V = 0.5 VOZL CC OUTLow-Level Voltage AppliedI Output Short Circuit Current (Note 2) –60 –150 mA V = 0 VOS OUTV V = MAX = MAXC CC CI Total Supply Current 95 mA OE = HIGH, CP = HIGHCCNOTES:1. For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.2. Not more than one output should be shorted at one time, nor for more than 1 second.FAST AND LS TTL DATA4-243MC74F299AC
