MC74AC175ML1 ,Quad D Flip-Flop With Master Reset** * * QUAD D FLIP-FLOP WITH MASTER RESET **The MC74AC/ACT175 is a high-speed quad D flip-flop. Th ..
MC74AC20D ,DUAL 4-INPUT NAND GATE * * *DUAL 4-INPUT NAND GATE• Outputs Source/Sink 24 mA• ′ACT20 Has TTL Compatible InputsPinout: 14 ..
MC74AC20D ,DUAL 4-INPUT NAND GATE14 13 12 11 10 9 8PDIP–14N SUFFIXCASE 646141SO–14D SUFFIX13 2 4 56 714CASE 751A1A B NC C D O GND0 0 ..
MC74AC20DR2 ,Dual 4-Input NAND Gate3MC74AC20, MC74ACT20AC CHARACTERISTICS74ACT 74ACTT = –40°CAT = +25°CV *CC ASymbol Parameter to +85° ..
MC74AC20N ,DUAL 4-INPUT NAND GATEMAXIMUM RATINGS*Symbol Parameter Value UnitV DC Supply Voltage (Referenced to GND) –0.5 to +7.0 VCC ..
MC74AC240DW ,OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTSMaximum ratings are those values beyond which device damage can occur.
MCP1525T-I , 2.5V and 4.096V Voltage References
MCP1541 , 2.5V AND 4.096V VOLTAGE REFERENCES
MCP2140 , Infrared Encoder/Decoder
MCP2551 , High-Speed CAN Transceiver
MCP3010 , NON-ZERO-CROSSING TRIACS
MCP3010 , NON-ZERO-CROSSING TRIACS
MC74AC175ML1-MC74ACT175DR2
Quad D Flip-Flop With Master Reset
-The MC74AC/ACT175 is a high-speed quad D flip-flop. The device is useful for
general flip-flop requirements where clock and clear inputs are common. The
information on the D inputs is transferred to storage during the LOW-to-HIGH clock
MR is low.
The MC74AC/ACT175 consists of four edge-triggered D flip-flops with individual
D inputs and Q and Q outputs. The Clock (CP) and Master Reset (MR) are common
to all flip-flops. Each D input’s state is transferred to the corresponding flip-flop’s
output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master
Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock
or Data inputs. The MC74AC/ACT175 is useful for applications where the Clock and
Master Reset are common to all storage elements. Outputs Source/Sink 24 mA ′ACT175 Has TTL Compatible Inputs
Pinout: 16-Lead Packages (Top View)VCC Q3 D3 D2 Q2 Q2 CP Q0 Q0 D0 D1 Q1 Q1 GND
PIN NAMESData Inputs
Clock Pulse Input
Master Reset Input
Outputs
Outputs
D0 – D3
Q0 – Q3
TRUTH TABLE
LOGIC SYMBOL
