MC74AC160N ,SYNCHRONOUS PRESETTABLE BCD DECADE COUNTERFUNCTIONAL DESCRIPTIONThe MC74AC160/74ACT160 and MC74AC162/74ACT162 The MC74AC160/74ACT160 and MC74 ..
MC74AC161D ,SYNCHRONOUS PRESETTABLE BINARY COUNTERhttp://onsemi.com2MC74AC161, MC74ACT161, MC74AC163, MC74ACT163P P P P0 1 2 3PE′161 ′163CEPCET′163ON ..
MC74AC161DR2 ,Synchronous Presetable Binary Counterhttp://onsemi.comsynchronously presettable for application in programmable dividersand have two typ ..
MC74AC161M ,Synchronous Presetable Binary CounterFUNCTIONAL DESCRIPTIONCEP and CET inputs when the CP is in either state does notThe MC74AC161/ACT16 ..
MC74AC161MEL ,Synchronous Presettable Binary CounterFUNCTIONAL DESCRIPTIONThe MC74AC161/74ACT161 and MC74AC163/74ACT163 (′161) or SR (′163) HIGH, CEP a ..
MC74AC161ML1 ,Synchronous Presettable Binary Counter**SYNCHRONOUS** **PRESETTABLE * BINARY COUNTERThe MC74AC161/74ACT161 and MC74AC163/74ACT163 are hi ..
MCP1525T-I , 2.5V and 4.096V Voltage References
MCP1541 , 2.5V AND 4.096V VOLTAGE REFERENCES
MCP2140 , Infrared Encoder/Decoder
MCP2551 , High-Speed CAN Transceiver
MCP3010 , NON-ZERO-CROSSING TRIACS
MCP3010 , NON-ZERO-CROSSING TRIACS
MC74AC160N
SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER
-The MC74AC160/74ACT160 and MC74AC162/74ACT162 are high-speed
synchronous decade counters operating in the BCD (8421) sequence. They
are synchronously presettable for application in programmable dividers and have
two types of Count Enable inputs plus a Terminal Count output for versatility in
forming synchronous multistage counters. The MC74AC160/74ACT160 has an
asynchronous Master Reset input that overrides all other inputs and forces the
outputs LOW. The MC74AC162/74ACT162 has a Synchronous Reset input that
overrides counting and parallel loading and allows all outputs to be simultaneously
reset on the rising edge of the clock. Synchronous Counting and Loading High-Speed Synchronous Expansion Typical Count Rate of 120 MHz Outputs Source/Sink 24 mA ′ACT160 and ′ACT162 Have TTL Compatible Inputs
VCC P0CP P1 P2 P3 CEP GND Q0 Q1 Q2 Q3 CET PE
PIN NAMESCEP Count Enable Parallel Input
CET Count Enable Trickle Input Clock Pulse Input (′160) Asynchronous Master Reset Input
SR (′162) Synchronous Reset Input Parallel Data Inputs Parallel Enable Input
Q0–Q3 Flip-Flop Outputs Terminal Count Output
LOGIC SYMBOL*MR for ′160
*SR for ′162
