MC74ACT109DR2 ,Dual JK Positive Edge Triggered Flip Flop** ** ** DUAL JK POSITIVEEDGE-TRIGGERED** FLIP-FLOPThe MC74AC109/74ACT109 consists of two high-spe ..
MC74ACT109DR2 ,Dual JK Positive Edge Triggered Flip Flop** ** ** DUAL JK POSITIVEEDGE-TRIGGERED** FLIP-FLOPThe MC74AC109/74ACT109 consists of two high-spe ..
MC74ACT109M ,Dual JK Positive Edge Triggered Flip FlopMAXIMUM RATINGS*Symbol Parameter Value UnitV DC Supply Voltage (Referenced to GND) –0.5 to +7.0 VCC ..
MC74ACT10D ,TRIPLE 3-INPUT NAND GATE** * * *TRIPLE 3-INPUTNAND GATE• Outputs Source/Sink 24 mA• ′ACT10 Has TTL Compatible InputsVCC14 ..
MC74ACT10DTR2 ,Triple 3-Input NAND GateMAXIMUM RATINGS*Rating Symbol Value UnitEIAJ–14M SUFFIXDC Supply Voltage (Referenced to GND) V –0.5 ..
MC74ACT10DTR2 ,Triple 3-Input NAND Gate2MC74AC10, MC74ACT10AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semicon ..
MCP2140 , Infrared Encoder/Decoder
MCP2551 , High-Speed CAN Transceiver
MCP3010 , NON-ZERO-CROSSING TRIACS
MCP3010 , NON-ZERO-CROSSING TRIACS
MCP3010 , NON-ZERO-CROSSING TRIACS
MCP6002-I/MS , 1 MHz Bandwidth Low Power Op Amp
MC74AC109N-MC74ACT109DR2-MC74ACT109M
Dual JK Positive Edge Triggered Flip Flop
- - -The MC74AC109/74ACT109 consists of two high-speed completely independent
transition clocked JK flip-flops. The clocking operation is independent of rise and fall
times of the clock waveform. The JK design allows operation as a D flip-flop (refer to
MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q HIGH Outputs Source/Sink 24 mA ′ACT109 Has TTL Compatible Inputs
TRUTH TABLEH = HIGH Voltage Level
X = Immaterial
Q0(Q0) = Previous Q0(Q0) before
LOW-to-HIGH Transition of Clock
LOGIC SYMBOL
