MC74HC175 ,Quad D Flip-Flop with Common Clock and ResetELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)ÎGuaranteed LimitÎÎÎÎÎÎV V – 55 toC CC CÎÎÎS ..
MC74HC175 ,Quad D Flip-Flop with Common Clock and ResetMaximum Ratings are those values beyond which damage to the device may occur.ÎÎÎÎÎFunctional operat ..
MC74HC175A ,Quad D-type Flip-Flop with Common Clock and Reset3MC74HC175ATIMING REQUIREMENTS (Input t = t = 6 ns)r fÎÎÎÎÎÎ Guaranteed LimitÎÎÎÎ VÎÎÎÎÎÎ – 55 toÎÎ ..
MC74HC175ADR2 ,Quad D-type Flip-Flop with Common Clock and ResetMAXIMUM RATINGS*ÎÎÎÎÎÎ Symbol ParameterÎÎÎÎÎ ValueÎÎÎ UnitThis device contains protectioncircuitry ..
MC74HC175AFEL ,Quad D-type Flip-Flop with Common Clock and ResetELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6 ns)L r fÎÎGuaranteed LimitÎÎÎÎÎÎV– 55 toCCVS ..
MC74HC175AFL1 ,Quad D Flip-Flop with Common Clock and ResetELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6 ns)L r fÎÎGuaranteed LimitÎÎÎÎÎÎV– 55 toCCVS ..
MCT5200 ,HIGH-PERFORMANCE AlGaAs PHOTOTRANSISTOR OPTOCUPLERS
MCT5200 ,HIGH-PERFORMANCE AlGaAs PHOTOTRANSISTOR OPTOCUPLERS
MCT5201 ,HIGH-PERFORMANCE AlGaAs PHOTOTRANSISTOR OPTOCUPLERS
MCT5201 ,HIGH-PERFORMANCE AlGaAs PHOTOTRANSISTOR OPTOCUPLERS
MCT5201M ,Low Input Current Phototransistor OptocouplersApplicationsTTL, and with use of an external base to emitter resistordata rates of 100K bits/s can ..
MCT5201SD ,6-Pin DIP Low Current Input Phototransistor Output OptocouplerApplications2CATHODE 5 COL• CMOS to CMOS/LSTTL logic isolation• LSTTL to CMOS/LSTTL logic isolation ..
MC54HC175J-MC74HC175-MC74HC175D-MC74HC175N
Quad D Flip-Flop with Common Clock and Reset
SEMICONDUCTOR TECHNICAL DATA "
High–Performance Silicon–Gate CMOSThe MC54/74HC175 is identical in pinout to the LS175. The device inputs
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
This device consists of four D flip–flops with common Reset and Clock
inputs, and separate D inputs. Reset (active–low) is asynchronous and
occurs when a low level is applied to the Reset input. Information at a D input
is transferred to the corresponding Q output on the next positive going edge
of the Clock input. Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 2 to 6 V Low Input Current: 1 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity 166 FETs or 41.5 Equivalent Gates
LOGIC DIAGRAMPIN 16 = VCC
PIN 8 = GND
CLOCK
RESET
DATA
INPUTS
INVERTING
AND
NONINVERTING
OUTPUTS
