MC14541BFL2 ,Programmable TimerELECTRICAL CHARACTERISTICS (Voltages Referenced to V )SSÎÎÎÎΖ 55* C 25* C 125* CVDD(4.)Characteris ..
MC145421P ,ISDN Universal Digital Loop Transceivers IIBLOCK DIAGRAM23B1 B2 D1 D2+LO1D CHANNEL BUFFERS7MODULATOR8 8 2 2D2I22D2–LO26D1D1I20RE2B2214LB Rx11 ..
MC145422DW ,Universal Digital-Loop Transceiver**Order this documentby MC145422/DSEMICONDUCTOR TECHNICAL DATA* ** * The MC145422 and MC145426 UDLT ..
MC145422L ,Universal digital-loop transceiver (UDLT).(8) M OTOROLAMC145422MC145426Advance informationUniversal Digital-LoopTransceivers (U DLT)The MC145 ..
MC145422P ,Universal Digital-Loop TransceiverFeatures• Signaling and Control I/O Capable of Sharing Common Bus Wiring withOther UDLTs• Variable ..
MC145423DW , Universal Digital Loop Transceiver (UDLT-3)
MC68QH302PV20 , Quad HDLC Integrated Multiprotocol Processor
MC68S711E9CFN2 ,Technical Data
MC68S711E9CFN2 ,Technical Data
MC68S711E9CFN2 ,Technical Data
MC68SEC000CFU10 ,M68000 USERS MANUAL ADDENDUM Order this document by M68000UMAD/ADCommunications and AdvancedConsumer Technologi ..
MC68SEC000CFU20 ,Microprocessor, sixteen 32-bit data and address registers, 16-Mbyte direct addressing range, memory-mapped input/output (I/O), 14 addressing modes, 20MHzfeatures: • Sixteen 32-Bit Data and Address Registers• 16-Mbyte Direct Addressing Range• Program Co ..
MC14541BFL1-MC14541BFL2
Programmable Timer
-The MC14541B programmable timer consists of a 16–stage binary
counter, an integrated oscillator for use with an external capacitor and
two resistors, an automatic power–on reset circuit, and output control
logic.
Timing is initialized by turning on power, whereupon the power–on
reset is enabled and initializes the counter, within the specified VDD
range. With the power already on, an external reset pulse can be
applied. Upon release of the initial reset command, the oscillator will
oscillate with a frequency determined by the external RC network. The
16–stage counter divides the oscillator frequency (fosc) with the nth
stage frequency being fosc/2n. Available Outputs 28, 210, 213 or 216 Increments on Positive Edge Clock Transitions Built–in Low Power RC Oscillator (± 2% accuracy over temperature
range and ± 20% supply and ± 3% over processing at < 10 kHz) Oscillator May Be Bypassed if External Clock Is Available (Apply
external clock to Pin 3) External Master Reset Totally Independent of Automatic Reset
Operation Operates as 2n Frequency Divider or Single Transition Timer Q/Q Select Provides Output Logic Level Flexibility Reset (auto or master) Disables Oscillator During Resetting to
Provide No Active Power Dissipation Clock Conditioning Circuit Permits Operation with Very Slow Clock
Rise and Fall Times Automatic Reset Initializes All Counters On Power Up Supply Voltage Range = 3.0 Vdc to 18 Vdc with Auto Reset
Supply Voltage Range = Disabled (Pin 5 = VDD)
Supply Voltage Range = 8.5 Vdc to 18 Vdc with Auto Reset
Supply Voltage Range = Enabled (Pin 5 = VSS)
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.) Maximum Ratings are those values beyond which damage to the device
may occur.
