MC14035B ,4-Bit Parallel-In/Parallel-Out Shift RegisterELECTRICAL CHARACTERISTICS (Voltages Referenced to V )SSΖ 55* C 25* C 125* CV VD DD DÎÎVdc VdcChar ..
MC14035BCL ,4-bit parallel-in/parallel-out shift registerELECTRICAL CHARACTERISTICS (Voltages Referenced to V )SSΖ 55* C 25* C 125* CV VD DD DÎÎVdc VdcChar ..
MC14035BCL ,4-bit parallel-in/parallel-out shift register**SEMICONDUCTOR TECHNICAL DATA* ** **L SUFFIXCERAMICThe MC14035B 4–bit shift register is constructe ..
MC14035BCP ,4-bit parallel-in/parallel-out shift registerMAXIMUM RATINGS* (Voltages Referenced to V )SSÎÎÎÎÎÎR 5 12 DP3Symbol Parameter Value UnitÎÎC 6 11 D ..
MC1403BD ,Low voltage referenceMAXIMUM RATINGS (T = 25°C, unless otherwise noted.)A2 7 NCVRating Symbol Value Unit outInput Volta ..
MC1403BDR2 ,Low-Voltage Referencehttp://onsemi.com3MC1403, B2.0 109.01.025°C8.007.0-1.0 0°C6.0-2.05.075°C4.075°C-3.03.0-4.02.00°C-5. ..
MC68340AG16E , Integrated Processor With DMA
MC68340AG16E , Integrated Processor With DMA
MC68340FT16E , Integrated Processor With DMA
MC68340FT16E , Integrated Processor With DMA
MC68340FT25E , Product Brief Integrated Processor With DMA
MC68340RP16 , Integrated Processor with DMA User’s Manual
MC14035B
4-Bit Parallel-In/Parallel-Out Shift Register
--The MC14035B 4–bit shift register is constructed with MOS P–channel
and N–channel enhancement mode devices in a single monolithic structure.
It consists of a 4–stage clocked serial–shift register with synchronous
parallel inputs and buffered parallel outputs. The Parallel/Serial (P/S) input
allows serial–right shifting of data or synchronous parallel loading via inputs
DP0 thru DP3. The True/Complement (T/C) input determines whether the
outputs display the Q or Q outputs of the flip–flop stages. J–K logic forms the
serial input to the first stage. With the J and K inputs connected together they
operate as a serial “D” input.
This device may be effectively used for shift–right/shift–left registers,
parallel–to–serial/serial–to–parallel conversion, sequence generation, up/
down Johnson or ring counters, pseudo–random code generation, frequen-
cy and phase comparators, sample and hold registers, etc... 4–Stage Clocked Serial–Shift Operation Synchronous Parallel Loading of all Four Stages J–K Serial Inputs on First Stage Asynchronous True/Complement Control of all Outputs Fully Static Operation Asynchronous Master Reset Data Transfer Occurs on the Positive–Going Clock Transition No Limit on Clock Rise and Fall Times All Inputs are Buffered Supply Voltage Range = 3.0 Vdc to 18 Vdc Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load Over the Rated Temperature Range
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125C
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125C
TRUTH TABLEX = Don’t Care
P/S = 0 = Serial Mode
T/C = 1 = True Outputs
SEMICONDUCTOR TECHNICAL DATA
