MC10H643FNR2 ,1:8 Clock Driverfeatures a 48 mA TTL output stage, with ACMARKINGperformance specified into a 50 pF load capacitanc ..
MC10H644 ,68030/040 PECL-TTL CLOCK DRIVER**SEMICONDUCTOR TECHNICAL DATA* ** The MC10H/100H644 generates the necessary clocks for the 68030,6 ..
MC10H644FN ,68030/68040 PECL-TTL Clock Driver**SEMICONDUCTOR TECHNICAL DATA* ** The MC10H/100H644 generates the necessary clocks for the 68030,6 ..
MC10H645 ,1:9 TTL Clock DriverPrepared byCleon PettyAPPLICATION NOTETodd PearsonECL Applications EngineeringThis application note ..
MC10H645FN ,1:9 TTL Clock DriverLOGIC DIAGRAM Pinout: 28–Lead PLCC (Top View)TTL OutputsGT Q6 VT Q7 VT Q8 GTQ0TTL Inputs25 24 23 22 ..
MC10H645FNR2 ,1:9 TTL Clock Driver2MC10H645TTL DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)0°C 25°C 85°CSymbol Characteristic Min Max Min ..
MC44827DTB ,LOW-POWER PLL TUNING CIRCUITfeatures as MC44817/17B but hasFOR 3–WIRE BUS WITHimproved sensitivity performance and reduced powe ..
MC44864M ,PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND D/A CONVERTERSOrder this document by MC44864/D** ** !** *!* * #* * *$* ** * "** *! ** PLL TUNING CIRCUIT!* ** ..
MC44BC373DTB ,Multi-Standard or PAL/ NTSC Modulator with integrated antenna booster/splitter ICsblock diagram of the MC44BC373/4 device. The MC44BC373/374 device contains four main sections:21. A ..
MC44BC374CD ,PLL Tuned UHF and VHF Audio/Video High Integration Modulatorfeatures:• No external varicaps diodes/inductor or tuned components Channel 21-69 UHF operation V ..
MC44BC374CDTB ,PLL Tuned UHF and VHF Audio/Video High Integration Modulatorblock diagram of the MC44BC373C/4C device.The MC44BC373C/4C device has three main sections:21. A hi ..
MC44BC374CDTBR2 , PLL Tuned UHF and VHF Audio/Video High Integration Modulator
MC10H643FNR2
1:8 Clock Driver
MC10H643, MC100H643
Dual Supply ECL to TTL
1:8 Clock Driver
The MC10H/100H643 is a dual supply, low skew translating
1:8 clock driver. Devices in the ON Semiconductor H600 translator
series utilize the PLCC−28 for optimal power pinning, signal flow
through and electrical performance. The dual−supply H643 is similar
to the H641, which is a single−supply 1:9 version of the same function.
The device features a 48 mA TTL output stage, with AC
performance specified into a 50 pF load capacitance. A Latch is
provided on−chip. When LEN is LOW (or left open, in which case it is
pulled LOW by the internal pulldowns) the latch is transparent. A
HIGH on the enable pin (EN) forces all outputs LOW.
The 10H version is compatible with MECL 10H ECL logic levels.
The 100H version is compatible with 100K levels. ECL/TTL V ersion of Popular ECLinPS E111 Low Skew Within Device 0.5 ns Guaranteed Skew Spec Part−to−Part 1.0 ns Latch Differential Internal Design VBB Output Dual Supply Reset/Enable Multiple TTL and ECL Power/Ground Pins
Figure 1. Pinout: PLCC−28(Top View)
OGND3 OVT2 Q6
OGND4
IVT1
IGND1
IVT2
IGND2
VCCE
VCCE
LEN
VBB
OGND2
OVT1
OGND1
ORDERING INFORMATION
MARKING
DIAGRAM = Assembly Location = Wafer Lot = Year = Work Week
PLCC−28
FN SUFFIX
CASE 776
PIN NAMES
http://
