MC10H104L ,Quad 2-Input AND GateLOGIC DIAGRAM— Surge 100Operating Temperature Range T 0 to +75 °C 4A25Storage Temperature Range — P ..
MC10H104M ,Quad 2-Input AND GateLOGIC DIAGRAM1642 PDIP–16MC10H104P5P SUFFIXAWLYYWWCASE 64863171101411PLCC–2010H10412 FN SUFFIX9AWLY ..
MC10H104MEL ,Quad 2-Input AND GatePrepared by: Paul ShockmanON SemiconductorAPPLICATION NOTEObjectiveGeneral BackgroundThis applicati ..
MC10H104ML1 ,Quad 2-Input AND Gate**SEMICONDUCTOR TECHNICAL DATA* * The MC10H104 is a quad 2–input AND gate. One of the gates has bo ..
MC10H104ML1 ,Quad 2-Input AND GateMAXIMUM RATINGSPLCCCASE 775–02Characteristic Symbol Rating UnitPower Supply (V = 0) V –8.0 to 0 Vdc ..
MC10H105 ,Triple 2-3-2-Input OR/NOR Gate3Differential ECLAN1406/DThe traditional choice of a negative power supply for ECL for both the 10H ..
MC34081P ,HIGH SLEW RATE WIDE BANDWIDTH JFET INPUT OPERATIONAL AMPLIFIERSfeatures largeoutput voltage swing, no deadband crossover distortion, high capacitivedrive capabili ..
MC34081P ,HIGH SLEW RATE WIDE BANDWIDTH JFET INPUT OPERATIONAL AMPLIFIERSMAXIMUM RATINGSRating Symbol Value UnitSupply Voltage (from V to V ) V +44 VCC EE SInput Differenti ..
MC34082AP , HIGH SLEW RATE, WIDE BANDWIDTH, JEFT INPUT OPERATIONAL AMPLIFIERS
MC34082AP , HIGH SLEW RATE, WIDE BANDWIDTH, JEFT INPUT OPERATIONAL AMPLIFIERS
MC34082P ,HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERSOrder this document by MC34080/Dt*$*"%* & **$** &**$** * **!%$*!*"*$* **!**"#HIGH PERFORMANCEThese ..
MC34083 ,HIGH SLEW RATE WIDE BANDWIDTH JFET INPUT OPERATIONAL AMPLIFIERSOrder this document by MC34080/Dt*$*"%* & **$** &**$** * **!%$*!*"*$* **!**"#HIGH PERFORMANCEThese ..
MC10H104L-MC10H104ML1
Quad 2-Input AND Gate
SEMICONDUCTOR TECHNICAL DATA -
The MC10H104 is a quad 2–input AND gate. One of the gates has both
AND/NAND outputs available. This MECL 10H part is a functional/pinout
duplication of the standard MECL 10K family part, with 100% improvement in
propagation delay, and no increase in power– supply current. Propagation Delay, 1.0 ns Typical Power Dissipation 25 mW/Gate (same as MECL 10K) Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range) Voltage Compensated MECL 10K–Compatible
MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS (VEE = –5.2 V ±5%) (See Note)
AC PARAMETERS
NOTE:Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table,
after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit
board and transverse air flow greater than 500 Iinear fpm is maintained. Outputs are terminated through
a 50–ohm resistor to –2.0 volts.
DIP
PIN ASSIGNMENTVCC1
AOUT
BOUT
AIN
AIN
BIN
BIN
VEE
VCC2
DOUT
COUT
DIN
DIN
CIN
CIN
DOUT
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
