MC10E211FN ,5V ECL 1:6 Differential Clock Distribution Chip2AN1672/DSection 1: Translation Between Differently Supplied ECL Drivers and ReceiversTable 3. Tran ..
MC10E211FN ,5V ECL 1:6 Differential Clock Distribution ChipLogic DiagramMOTOROLA 2–2 ECLinPS and ECLinPS LiteDL140 — Rev 4MC10E211 MC100E211DC CHARACTERISTICS ..
MC10E404FN ,5V ECL Quad Differential AND/NAND
MC10E404FN ,5V ECL Quad Differential AND/NAND
MC10E411FN ,5V ECL 1:9 Differential PECL/NECL RAMBus Clock Buffer
MC10E411FN ,5V ECL 1:9 Differential PECL/NECL RAMBus Clock Buffer
MC34025DW ,High Speed Double-Ended PWM ControllerThermal CharacteristicsSO–16 Package (Case 751G)Maximum Power Dissipation @ T = +25°C P 862 mWA DTh ..
MC34025DWR2 ,High Speed Double-Ended PWM ControllerThermal CharacteristicsSO–16 Package (Case 751G)Maximum Power Dissipation @ T = +25°C P 862 mWA DTh ..
MC34025DWR2G , High Speed Double−Ended PWM Controller
MC34025DWR2G , High Speed Double−Ended PWM Controller
MC34025P ,High Speed Double-Ended PWM ControllerOrder this document by MC34025/D ** *The MC34025 series are high speed, fixed frequency, double–e ..
MC34025PG , High Speed Double−Ended PWM Controller
MC10E211FN
1:6 DIFFERENTIAL CLOCK DISTRIBUTION CHIP
SEMICONDUCTOR TECHNICAL DATA --
The MC10E/100E211 is a low skew 1:6 fanout device designed
explicitly for low skew clock distribution applications. The device can be
driven by either a differential or single-ended ECL or, if positive power
supplies are used, PECL input signal (PECL is an acronym for Positive
ECL, PECL levels are ECL levels referenced to +5V rather than ground).
If a single-ended input is to be used the VBB pin should be connected to
the CLK input and bypassed to ground via a 0.01μF capacitor. The VBB
supply is designed to act as the switching reference for the input of the
E211 under single-ended input conditions, as a result this pin can only
source/sink up to 0.5mA of current. Guaranteed Low Skew Specification Synchronous Enabling/Disabling Multiplexed Clock Inputs VBB Output for Single-Ended Use Internal 75kΩ Input Pulldown Resistors Common and Individual Enable/Disable Control High Bandwidth Output Transistors Extended 100E VEE Range of –4.2V to –5.46V
The E211 features a multiplexed clock input to allow for the distribution
of a lower speed scan or test clock along with the high speed system
clock. When LOW (or left open in which case it will be pulled LOW by the
input pulldown resistor) the SEL pin will select the differential clock input.
Both a common enable and individual output enables are provided. When asserted the positive output will go LOW on the next
negative transition of the CLK (or SCLK) input. The enabling function is synchronous so that the outputs will only be
enabled/disabled when the outputs are already in the LOW state. In this way the problem of runt pulse generation during the
disable operation is avoided. Note that the internal flip flop is clocked on the falling edge of the input clock edge, therefore all
associated specifications are referenced to the negative edge of the CLK input.
The output transitions of the E211 are faster than the standard ECLinPS edge rates. This feature provides a means of
distributing higher frequency signals than capable with the E111 device. Because of these edge rates and the tight skew limits
guaranteed in the specification, there are certain termination guidelines which must be followed. For more details on the
recommended termination schemes please refer to the applications information section of this data sheet.
FUNCTION TABLE* Z = Negative transition of CLK or SCLK
