MC10E1652FN ,DUAL ECL OUTPUT COMPARATOR WITH LATCHMAXIMUM RATINGS (Beyond which device life may be impaired)Symbol Characteristic Min Typ Max UnitVSU ..
MC10E1652FN ,DUAL ECL OUTPUT COMPARATOR WITH LATCH2AND8090/DTest Bench Equipmentmust be wide enough for accurate rise and fall timeAC characterizatio ..
MC10E1652FN ,DUAL ECL OUTPUT COMPARATOR WITH LATCH**SEMICONDUCTOR TECHNICAL DATA* ** **The MC10E1652 is functionally and pin-for-pin compatible wit ..
MC10E166FNR2 ,5V ECL 9-Bit Magnitude ComparatorPrepared by: Paul ShockmanON SemiconductorAPPLICATION NOTEObjectiveGeneral BackgroundThis applicati ..
MC10E167FN ,5V ECL 6-Bit 2:1 Mux-RegisterAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
MC10E167FNR2G , 5V ECL 6-Bit 2:1 MUX-Register
MC34017D ,Telephone tone ringerELECTRICAL CHARACTERISTICS (T = 25°C)ACharacteristic Test Symbol Min Typ Max UnitRinging Start Vol ..
MC34018DW ,VOICE SWITCHED SPEAKERPHONE CIRCUITMAXIMUM RATINGS(Voltages referred to Pin 22) (TA = 25°C)_ Parameter j Value , UnitsV+ TerminalVoIta ..
MC34018FN ,Voice switched speakerphone circuit.(l?) MOTOROLAMC34018Specifications and ApplicationsInformation VOICE SWITCHEDSPEAKERPHONE CIRCUITVO ..
MC34018FN ,Voice switched speakerphone circuit.(l?) MOTOROLAMC34018Specifications and ApplicationsInformation VOICE SWITCHEDSPEAKERPHONE CIRCUITVO ..
MC34018L-D28-T , VOICE SWITCHED SPEAKER-PHONE CIRCUIT
MC34018P ,VOICE SWITCHED SPEAKERPHONE CIRCUITMOTOROLAI SEMICONDUCTOR 'll-ll-Ill-Ill-lil-tgi--TECHNICAL DATASpecifications and ApplicationsInform ..
MC10E1652FN
DUAL ECL OUTPUT COMPARATOR WITH LATCH
SEMICONDUCTOR TECHNICAL DATA --
The MC10E1652 is functionally and pin-for-pin compatible with the
MC10E1651 and thus the MC1651 in the MECL III family, but is
fabricated using Motorola’s advanced MOSAIC III process and is output
compatible with 10H logic devices. In addition, the device is available in
both a 16-pin DIP and a 20-pin surface mount package. However, the
MC10E1652 provides user programmable hysteresis.
The latch enable (LENa and LENb) input pins operate from standard
ECL 10H logic levels. When the latch enable is at a logic high level the
MC10E1652 acts as a comparator, hence Q will be at a logic high level if
V1 > V2 (V1 is more positive than V2). Q is the complement of Q. When
the latch enable input goes to a low logic level, the outputs are latched in
their present state, providing the latch enable setup and hold time
constraints are met. The level of input hysteresis is controlled by applying
a bias voltage to the HYS pin. Typical 3.0 dB Bandwidth > 1.0 GHz Typical V to Q Propagation Delay of 775 ps Typical Output Rise/Fall of 350 ps Common Mode Range –2.0 V to +3.0 V Individual Latch Enables Differential Outputs Programmable Input Hysteresis
