MC10E116FN ,5V ECL Quint Differential Line Receiverfeatures input pull-down resistors, as does the rest of the ECLinPS family. For applications which ..
MC10E116FNR2 ,5V ECL Quint Differential Line Receiver** * ** ** * **The High Speed Solution for theCMOS/TTL Designer
MC10E122FN ,5V ECL 9-Bit BufferAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
MC10E131FN ,4-BIT D FLIP-FLOPPrepared by: Paul ShockmanON SemiconductorAPPLICATION NOTEObjectiveGeneral BackgroundThis applicati ..
MC10E131FNG , 5V ECL 4-Bit D Flip-Flop
MC10E131FNG , 5V ECL 4-Bit D Flip-Flop
MC34002BP ,JFET INPUT OPERATIONAL AMPLIFIERSMAXIMUM RATINGSRating Symbol Value UnitSupply Voltage V , V ±18 VCC EEDifferential Input Voltage (N ..
MC34002D ,JFET INPUT OPERATIONAL AMPLIFIERSOrder this document by MC34001/D** ** ** These low cost JFET input operational amplifiers combine ..
MC34002P ,JFET INPUT OPERATIONAL AMPLIFIERSOrder this document by MC34001/D** ** ** These low cost JFET input operational amplifiers combine ..
MC34004 ,V(cc): +-18V; 680mW; general purpose quad J-FET operational amplifier
MC34004 ,V(cc): +-18V; 680mW; general purpose quad J-FET operational amplifier
MC34004BL , JFET Input Operational Amplifiers
MC10E116FN
QUINT DIFFERENTIAL LINE RECEIVER
SEMICONDUCTOR TECHNICAL DATA -
The MC10E/100E116 is a quint differential line receiver with
emitter-follower outputs. An internally generated reference supply (VBB)
is available for single-ended reception. 500ps Max. Propagation Delay VBB Supply Output Dedicated VCCO Pin for Each Receiver Extended 100E VEE Range of – 4.2V to – 5.46V 75kΩ Input Pulldown Resistors
Active current sources plus a deep collector feature of the MOSAIC III
process provide the receivers with excellent common-mode noise
rejection. Each receiver has a dedicated VCCO supply lead, providing
optimum symmetry and stability.
The receiver design features clamp circuitry to cause a defined state if
both the inverting and non-inverting inputs are left open; in this case the Q
output goes LOW, while the Q output goes HIGH. This feature makes the
device ideal for twisted pair applications.
If both inverting and non-inverting inputs are at an equal potential of –2.5V, the receiver does not go to a defined state, but rather
current-shares in normal differential amplifier fashion, producing output
voltage levels midway between HIGH and LOW, or the device may even
oscillate.
The device VBB output is intended for use as a reference voltage for single-ended reception of ECL signals to that device only.
When using for this purpose, it is recommended that VBB is decoupled to VCC via a 0.01μF capacitor. Please refer to the interface
section of the design guide for information on using the E116 in specialized applications.
The E116 features input pull-down resistors, as does the rest of the ECLinPS family. For applications which require
bandwidths greater than that of the E116, the E416 device may be of interest.
PIN NAMESVCCOD1VCCOQ0Q0
VEE
VBB D4 VCCO Q4 Q4 VCCO
VCC
VCCO
Pinout: 28-Lead PLCC (Top View)
