MC10198L ,Monostable MultivibratorLOGIC DIAGRAMV VEE CCPin assignment is for Dual–in–Line Package.For PLCC pin assignment, see the Pi ..
MC10198P ,Monostable MultivibratorELECTRICAL CHARACTERISTICSTest LimitsPi Pin–30°C +25°C +85°CUnder UnderCharacteristic Symbol Test U ..
MC10210L ,Dual 3-Input/3-Output OR GateLOGIC DIAGRAM56 2DIP73PIN ASSIGNMENT4910 12 V V1 16CC1 CC21113VA 2 15CC1OUT14A 3 14 BOUT OUTV = PIN ..
MC10210P ,Dual 3-Input/3-Output OR GateLOGIC DIAGRAM56 2DIP73PIN ASSIGNMENT4910 12 V V1 16CC1 CC21113VA 2 15CC1OUT14A 3 14 BOUT OUTV = PIN ..
MC10210P ,Dual 3-Input/3-Output OR Gate**SEMICONDUCTOR TECHNICAL DATA* * *The MC10210 is designed to drive up to six transmission lines si ..
MC10211L ,Dual 3-Input/3-Output NOR GateLOGIC DIAGRAM235DIP467PIN ASSIGNMENT12139V V1 16CC1 CC210 1411A V2 15OUT CC1BV = PIN 1, 15 A 3 14OU ..
MC3371P ,LOW POWER FM IFOrder this document by MC3371/D ** **LOW POWERThe MC3371 and MC3372 perform single conversion FM r ..
MC3372 ,LOW POWER FM IFOrder this document by MC3371/D ** **LOW POWERThe MC3371 and MC3372 perform single conversion FM r ..
MC3372D ,LOW POWER FM IFOrder this document by MC3371/D ** **LOW POWERThe MC3371 and MC3372 perform single conversion FM r ..
MC3372P ,LOW POWER FM IFBlock Diagram and Test Fixture SchematicRSSI OutputRF InputV = 4.0 VdcFilterCCIn1.0 μF0.1Filter51 k ..
MC3373P ,V(cc): 15V; 1.25W; remote control amplifier / detectorMAXIMUM RATINGS FilterRating SymbolSupply Voltage T VCC Peak Hold GroundOperating Temperature Range ..
MC33742DW ,System Basis Chip (SBC) with Enhanced High-Speed CAN TransceiverFeatures28-TERMINAL SOICW High-Speed 1.0 Mbps CAN Interface with Bus Diagnostic Capability (Detect ..
MC10198L
Monostable Multivibrator
LOGIC DIAGRAMVCC1 = PIN 1
VCC2 = PIN 16
VEE = PIN 8
VEE VCC
TRUTH TABLE
SEMICONDUCTOR TECHNICAL DATA-
The MC10198 is a retriggerable monostable multivibrator. Two enable inputs
permit triggering on any combination of positive or negative edges as shown in
the accompanying table. The trigger input is buffered by Schmitt triggers
making it insensitive to input rise and fall times.
The pulse width is controlled by an external capacitor and resistor. The
resistor sets a current which is the linear discharge rate of the capacitor. Also,
the pulse width can be controlled by an external current source or voltage (see
applications information).
For high–speed response with minimum delay, a hi–speed input is also
provided. This input bypasses the internal Schmitt triggers and the output
responds within 2 nanoseconds typically.
Output logic and threshold levels are standard MECL 10,000. Test
conditions are per Table 2. Each “Precondition” referred to in Table 2 is per the
sequence of Table 1. = 415 mW typ/pkg (No Load)
tpd = 4.0 ns typ Trigger Inpt to Q
2.0 ns typ Hi–Speed Input to Q
Min Timing Pulse Width PWQmin 10 ns typ1
Max Timing Pulse Width PWQmax >10 ms typ2
Min Trigger Pulse Width PWT 2.0 ns typ
Min Hi–Speed PWHS 3.0 ns typ
Trigger Pulse Width
Enable Setup Time tset 1.0 ns typ
Enable Hold Time thold 1.0 ns typ
1 CExt = 0 (Pin 4 open), RExt = 0
(Pin 6 to VEE)
2 CExt = 10 μF, RExt = 2.7 kΩ
DIP
PIN ASSIGNMENTVCC1
CEXT
EPOS
REXT
EXT.PULSE
WIDTH CONTROL
VEE
VCC2
HIGH–SPEED
INPUT
N/C
TRIGGER INPUT
N/C
N/C
ENEG
N/C
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
