MC10133P ,Quad Latch**SEMICONDUCTOR TECHNICAL DATA* The MC10133 is a high speed, low power, quad latch consisting of f ..
MC10133P ,Quad LatchELECTRICAL CHARACTERISTICSTest LimitsPi Pin–30°C +25°C +85°CUnder UnderCharacteristic Symbol Test U ..
MC10134 , DUAL MULTIPLEXER WITH LATCH
MC10134L ,Dual Multiplexer With LatchLOGIC DIAGRAMV V1 16CC1 CC2A0 6Q1 Q22 15A1 11D11 4 Q1 Q23 142Q1D11 D214 13D12 5D12 D225 12CEO 103Q1 ..
MC10134P ,Dual Multiplexer With Latch**SEMICONDUCTOR TECHNICAL DATA* ** * The MC10134 is a dual multiplexer with clocked D type latches. ..
MC10135L ,Dual J-K Master-Slave Flip-FlopELECTRICAL CHARACTERISTICSTest LimitsPi Pin–30°C +25°C +85°CUnder UnderCharacteristic Symbol Test U ..
MC33368P ,HIGH VOLTAGE GREENLINEE POWER FACTOR CONTROLLEROrder this document by MC33368/D** **HIGH VOLTAGE * * GREENLINE POWER FACTOR CONTROLLER** *Th ..
MC33375D-2.5 ,300mA, 5V, Low Dropout Voltage Regulator with On/Off ControlMC33375300 mA, Low DropoutVoltage Regulator withOn/Off ControlThe MC33375 series are micropower low ..
MC33375D-3.0 ,300mA, 5V, Low Dropout Voltage Regulator with On/Off Controlpackages, SOT−223, and SOP−8 surface mount packages. Thesedevices feature a very low quiescent curr ..
MC33375D-3.0R2 ,300mA, 5V, Low Dropout Voltage Regulator with On/Off ControlELECTRICAL CHARACTERISTICS (C = 1.0μF, T = 25°C, for min/max values T = −40°C to +125°C, Note 1)L A ..
MC33375D-3.3 ,300mA, 5V, Low Dropout Voltage Regulator with On/Off ControlFeatures:12 3• Low Quiescent Current (0.3 A in OFF mode; 125 A in ON mode)V ON/OFF Vin out• Low I ..
MC33375D-3.3R2G , 300 mA, Low Dropout Voltage Regulator with On/Off Control
MC10133L-MC10133P
Quad Latch
LOGIC DIAGRAMVCC1 = PIN 1
VCC2 = PIN 16
VEE = PIN 8D0 2Q0G0D1CECCCED2D3
6Q1Q2Q3G1
SEMICONDUCTOR TECHNICAL DATA -
The MC10133 is a high speed, low power, quad latch consisting of four
bistable latch circuits with D type inputs and gated Q outputs, allowing direct
wiring to a bus. When the clock is high, outputs will follow D inputs. Information
is latched on the negative going transition of the clock.
The outputs are gated when the output enable (G) is low. All four latches may
be clocked at one time with the common clock (CC), or each half may be
clocked separately with its clock enable (CE). = 310 mW typ/pkg (No Load)
tpd = 4.0 ns typ
tr, tf = 2.0 ns typ (20%–80%)
TRUTH TABLEC = CC + CE
DIP
PIN ASSIGNMENTVCC1
VEE
VCC2