MC100LVEL91 ,3.3V/5V Triple LVPECL / PECL Input to -3.3V ECL Output Translator2AN1672/DSection 1: Translation Between Differently Supplied ECL Drivers and ReceiversTable 3. Tran ..
MC100LVEL91 ,3.3V/5V Triple LVPECL / PECL Input to -3.3V ECL Output Translator
MC100LVEL91DW ,3.3V/5V Triple LVPECL / PECL Input to -3.3V ECL Output Translator
MC100LVEL91DWR2 ,3.3V/5V Triple LVPECL / PECL Input to -3.3V ECL Output Translator3AND8090/DAC Test BoardsAn example of an AC characteristic test board is shown inEach test device i ..
MC100LVEL92DW ,5V Triple PECL Input to LVPECL Output Translatorfeatures of an ECL device make itrequirement stems only from the speed performance aspectideal for ..
MC100LVEL92DWR2 ,5V Triple PECL Input to LVPECL Output Translatorhttp://onsemi.comTo accomplish the PECL to LVPECL level translation, theMC100LVEL92 requires three ..
MC33202 ,Low Voltage, Rail-to-Rail, Dual Operational AmplifierMC33201, MC33202,MC33204, NCV33202,NCV33204Low Voltage, Rail-to-RailOperational Amplifiers
MC33202D ,Low Voltage, Rail-to-Rail, Dual Operational AmplifierOrder this document by MC33201/D LOW VOLTAGEThe MC33201/2/4 family of operational amplifiers provid ..
MC33202DG ,Low Voltage, Rail-to-Rail, Dual Operational Amplifier**Order this documentSEMICONDUCTOR APPLICATION NOTEby AN1607/D ** ** By Bill Lucas and Warren Schul ..
MC33202DMR2 ,Low Voltage, Rail-to-Rail, Dual Operational AmplifierMC33201, MC33202,MC33204, NCV33202,NCV33204Low Voltage, Rail-to-RailOperational Amplifiers
MC33202DMR2G ,Low Voltage, Rail-to-Rail, Dual Operational Amplifierhttp://onsemi.com3MC33201, MC33202, MC33204, NCV33202, NCV33204DC
MC33202DR2 ,Low Voltage, Rail-to-Rail, Dual Operational AmplifierMAXIMUM RATINGSRating Symbol Value UnitSupply Voltage (V to V ) V +13 VCC EE SInput Differential Vo ..
MC100LVEL91
Triple PECL to ECL translator
SEMICONDUCTOR TECHNICAL DATA --
The MC100LVEL/EL91 is a triple PECL to ECL translator. The
MC100LVEL91 receives low voltage PECL signals and translates them to
differential ECL output signals. The MC100EL91 receives standard
voltage PECL signals and translates them to differential ECL output
signals. MC100LVEL91 Supports Low Voltage Operation MC100LVEL91 Has 620ps Typical Propagation Delays MC100EL91 Supports Standard Voltage Operation MC100EL91 Has 670ps Typical Propagation Delays Fully Differential Design 20–lead SOIC Packaging
A VBB output is provided for interfacing with single ended PECL signals
at the input. If a single ended input is to be used the VBB output should be
connected to the D input. The active signal would then drive the D input.
When used the VBB output should be bypassed to ground via a 0.01μF
capacitor. The VBB output is designed to act as the switching reference
for the EL/LVEL91 under single ended input switching conditions, as a
result this pin can only source/sink up to 0.5mA of current.
To accomplish the level translation the EL/LVEL91 requires three
power rails. The VCC supply should be connected to the positive supply,
and the VEE pin should be connected to the negative power supply. The
GND pins are connected to the system ground plain. Both VEE and VCC
should be bypassed to ground via 0.01μF capacitors.
Under open input conditions, the D input will be biased at VCC/2 and
the D input will be pulled to GND. This condition will force the Q output to
a low, ensuring stability.D1
Figure 1. 20–Lead Pinout (Top View) and Logic Diagram Q1 Q2 Q2 VCC
VCC Q0 D2VCC VEE
GND GND
PECL_VBB PECL_VBB
PIN NAMES
