MC100LVE111 ,3.3V ECL 1:9 Differential Clock Driverhttp://onsemi.com2MC100LVE111LVPECL DC CHARACTERISTICS V = 3.3 V; V = 0.0 V (Note 2)CC EE–40°C 25°C ..
MC100LVE111FN ,3.3V ECL 1:9 Differential Clock Driverhttp://onsemi.comeither differential or single-ended if the V output is used. The signal isBBfanned ..
MC100LVE111FNG , 3.3V ECL 1:9 Differential Clock Driver
MC100LVE111FNR2G , 3.3V ECL 1:9 Differential Clock Driver
MC100LVE164 ,3.3V ECL 16:1 Multiplexer
MC100LVE164FAG , 3.3V ECL 16:1 Multiplexer
MC33166TV ,3A, Step-Up/Down/Inverting Switching RegulatorOrder this document by MC34166/D* *The MC34166, MC33166 series are high performance fixed frequenc ..
MC33167D2T ,POWER SWITCHING REGULATORSELECTRICAL CHARACTERISTICS (V = 12 V, for typical values T = +25°C, for min/max values T is the op ..
MC33167T ,POWER SWITCHING REGULATORSOrder this document by MC34167/D* *The MC34167, MC33167 series are high performance fixed frequenc ..
MC33167T. ,POWER SWITCHING REGULATORS3MC34167, MC331675.25 100V = 12 VCCV Max = 5.15 VFB(th)V = 12 VCC5.17 80V = VFB FB(th)5.09 60V Typ ..
MC33170 ,GSM PA Drain Controller for Dual Band Cellular Subscriber TerminalThanks to its internal decoder, the MC33170 drastically simplifies theinterface between the PAs and ..
MC33170 ,GSM PA Drain Controller for Dual Band Cellular Subscriber TerminalMC33170RF Amplifier Companion Chipfor Dual-Band CellularSubscriber TerminalThe MC33170 is a complet ..
MC100LVE111-MC100LVE111FN
3.3V ECL 1:9 Differential Clock Driver
MC100LVE111
3.3V�ECL 1:9 Differential
Clock Driver
The MC100LVE111 is a low skew 1-to-9 differential driver, designed
with clock distribution in mind. The MC100L VE111’s function and
performance are similar to the popular MC100E111, with the added
feature of low voltage operation. It accepts one signal input, which can be
either differential or single-ended if the VBB output is used. The signal is
fanned out to 9 identical differential outputs.
The LVE111 is specifically designed, modeled and produced with low
skew as the key goal. Optimal design and layout serve to minimize gate
to gate skew within a device, and empirical modeling is used to determine
process control limits that ensure consistent tpd distributions from lot to
lot. The net result is a dependable, guaranteed low skew device.
To ensure that the tight skew specification is met it is necessary that
both sides of the differential output are terminated into 50 Ω, even if only
one side is being used. In most applications, all nine differential pairs will
be used and therefore terminated. In the case where fewer than nine pairs
are used, it is necessary to terminate at least the output pairs on the same
package side as the pair(s) being used on that side, in order to maintain
minimum skew. Failure to do this will result in small degradations of
propagation delay (on the order of 10–20 ps) of the output(s) being used
which, while not being catastrophic to most designs, will mean a loss of
skew margin.
The MC100LVE111, as with most other ECL devices, can be operated
from a positive VCC supply in PECL mode. This allows the LVE111 to
be used for high performance clock distribution in +3.3 V systems.
Designers can take advantage of the LVE111’s performance to distribute
low skew clocks across the backplane or the board. In a PECL
environment, series or Thevenin line terminations are typically used as
they require no additional power supplies. For systems incorporating
GTL, parallel termination offers the lowest power by taking advantage of
the 1.2 V supply as a terminating voltage. For more information on using
PECL, designers should refer to Application Note AN1406/D.
The VBB pin, an internally generated voltage supply, is available to this
device only. For single-ended input conditions, the unused differential
input is connected to VBB as a switching reference voltage. VBB may also
rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01
�F capacitor and limit current sourcing or sinking to 0.5 mA. When not
used, VBB should be left open. 200 ps Part-to-Part Skew 50 ps Output-to-Output Skew ESD Protection: >2 KV HBM, >200 V MM The 100 Series Contains Temperature Compensation PECL Mode Operating Range: VCC= 3.0 V to 3.8 V with VEE = 0 V NECL Mode Operating Range: VCC= 0 V with VEE = –3.0 V to –3.8 V Internal Input Pulldown Resistors Q Output will Default LOW with Inputs Open or at VEE Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D Flammability Rating: UL–94 code V–0 @ 1/8”,
ORDERING INFORMATION
MARKING
DIAGRAM* = Assembly Location = Wafer Lot = Year = Work Week
PLCC–28
FN SUFFIX
CASE 776*For additional information, see Application Note
AND8002/D
http://
