MC100EP16VCDTR2 ,3.3V / 5V ECL Differential Receiver/Driver with High Gain and Enable Output2MC100EP16VC100EP DC CHARACTERISTICS, PECL V = 3.3 V, V = 0 V (Note 3)CC EE−40°C 25°C 85°CMin Typ M ..
MC100EP17 ,3.3V / 5V ECL Quad Differential Driver/Receiver3AN1672/DSection 2: Translation from Different ECL Operating Mode Drivers to Non ECL ReceiversThe f ..
MC100EP17DT ,3.3V / 5V ECL Quad Differential Driver/Receiver2AN1672/DSection 1: Translation Between Differently Supplied ECL Drivers and ReceiversTable 3. Tran ..
MC100EP17DW ,3.3V / 5V ECL Quad Differential Driver/Receiver3MC10EP17, MC100EP17100EP DC CHARACTERISTICS, PECL V = 3.3 V, V = 0 V (Note 12)CC EE–40°C 25°C 85°C ..
MC100EP17DWR2G , 3.3V / 5V ECL Quad Differential Driver/Receiver
MC100EP195BFAR2G , 3.3V ECL Programmable Delay Chip
MC33078D ,DUAL/QUAD LOW NOISE OPERATIONAL AMPLIFIERSSLLS633C–OCTOBER 2004–REVISED NOVEMBER 2006
MC33078DG , Low Noise Dual/Quad Operational Amplifiers
MC33078DGKR ,Dual High-Speed Low-Noise Operational Amplifier 8-VSSOP -40 to 85MC33078DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER
MC33078DGKRG4 ,Dual High-Speed Low-Noise Operational Amplifier 8-VSSOP -40 to 85Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functio ..
MC33078DGKRG4 ,Dual High-Speed Low-Noise Operational Amplifier 8-VSSOP -40 to 85Electrical CharacteristicsV = –15 V, V = 15 V, T = 25°C (unless otherwise noted)CC– CC+ APARAMETER ..
MC33078DR ,Dual High-Speed Low-Noise Operational AmplifierSLLS633C–OCTOBER 2004–REVISED NOVEMBER 2006(1)Absolute
MC100EP16VCDTR2
3.3V / 5V ECL Differential Receiver/Driver with High Gain and Enable Output
MC100EP16VC
3.3V / 5V�ECL Differential
Receiver/Driver with High
Gain and Enable Output
The EP16VC is a differential receiver/driver. The device is
functionally equivalent to the EP16 and LVEP16 devices but with high
gain and enable output.
The EP16VC provides an EN input which is synchronized with the
data input (D) signal in a way that provides glitchless gating of the
QHG and QHG outputs.
When the EN signal is LOW, the input is passed to the outputs and
the data output equals the data input. When the data input is HIGH and
EN goes HIGH, it will force the QHG LOW and the QHG HIGH on the
next negative transition of the data input. If the data input is LOW
when the EN goes HIGH, the next data transition to a HIGH is ignored
and QHG remains LOW and QHG remains HIGH. The next positive
transition of the data input is not passed on to the data outputs under
these conditions. The QHG and QHG outputs remain in their disabled
state as long as the EN input is held HIGH. The EN input has no
influence on the Q output and the data input is passed on (inverted) to
this output whether EN is HIGH or LOW. This configuration is ideal
for crystal oscillator applications where the oscillator can be free
running and gated on and off synchronously without adding extra
counts to the output.
The VBB/D pin is internally dedicated and available for differential
interconnect. VBB/D may rebias AC coupled inputs. When used,
decouple VBB/D and VCC via a 0.01 �F capacitor and limit current
sourcing or sinking to 1.5 mA. When not used, VBB/D should be left
open.
The 100 Series contains temperature compensation. 310 ps Typical Prop Delay Q, 380 ps Typical Prop Delay QHG, QHG Gain > 200 Maximum Frequency > 3 GHz Typical PECL Mode Operating Range: VCC = 3.0 V to 5.5 V
with VEE = 0 V NECL Mode Operating Range: VCC = 0 V
with VEE = −3.0 V to −5.5 V Open Input Default State QHG Output Will Default LOW with D Inputs Open or at VEE VBB Output
