MC100LVEL56 ,3.3V ECL Dual Differential 2:1 Multiplexer
MC100LVEL56 ,3.3V ECL Dual Differential 2:1 Multiplexer
MC100LVEL56 ,3.3V ECL Dual Differential 2:1 Multiplexerfeatures both individual and common select inputs toaddress both data path and random logic applica ..
mc100LVEL56DW ,3.3V ECL Dual Differential 2:1 MultiplexerAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
MC100LVEL56DWR2 ,3.3V ECL Dual Differential 2:1 MultiplexerPrepared by: Paul ShockmanON SemiconductorAPPLICATION NOTEObjectiveGeneral BackgroundThis applicati ..
MC100LVEL58DR2 ,3.3V ECL 2:1 Multiplexer2AN1672/DSection 1: Translation Between Differently Supplied ECL Drivers and ReceiversTable 3. Tran ..
MC33192DW ,MI-BUS INTERFACE STEPPER MOTOR CONTROLLERGeneral Descriptionto control two phase bipolar stepper motors operated in eitherThe Motorola Inter ..
MC33197AP ,AUTOMOTIVE WASH WIPER TIMEROrder this document by MC33197A/D * ** **AUTOMOTIVE WASHThe MC33197A is a standard wiper timer co ..
MC33198 ,High Side TMOS Driver
MC33198 ,High Side TMOS Driver
MC33198D ,Automotive High Side TMOS DriverELECTRICAL CHARACTERISTICS.Tamb from - 40 °C to +125 °C, Vcc from 7V to 20V, unless otherwise note. ..
MC33199D ,ISO 9141 SERIAL LINK DRIVERELECTRICAL CHARACTERISTICS (continued) (– 40°C ≤ T ≤ 125°C, 4.5 V ≤ V ≤ 5.5 V, 4.5 V ≤ V ≤ 20 V, un ..
MC100EL56-MC100LVEL56
Dual differential 2:1 multiplexer
SEMICONDUCTOR TECHNICAL DATA--
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The
MC100EL56 is pin and functionally equivalent to the MC100LVEL56 but
is specified for operation at the standard 100E ECL voltage supply. The
differential data path makes the device ideal for multiplexing low skew
clock or other skew sensitive signals. Multiple VBB pins are provided to
ease AC coupling input signals (for more information on AC coupling ECL
signals refer to the interfacing section of the ECLinPS data book
DL140/D).
The device features both individual and common select inputs to
address both data path and random logic applications.
The differential inputs have special circuitry which ensures device
stability under open input conditions. When both differential inputs are left
open the D input will pull down to VEE, The D input will bias around VCC/2
forcing the Q output LOW. Differential Inputs and Outputs 20–Lead SOIC Packaging 440ps Typical Propagation Delays Separate and Common Select Supports Both Standard and Low Voltage 100K ECL Internal Input Pulldowns >2000V ESD Protection
TRUTH TABLE
PIN NAMES
