MC100EL33D ,? Divider**SEMICONDUCTOR TECHNICAL DATA÷**The MC10EL/100EL33 is an integrated ÷4 divider. The differentialcl ..
MC100EL33DG , 5V ECL ÷4 Divider
MC100EL33DR2 ,5V ECL Divide by 4 Divider2MC10EL33, MC100EL33Table 4. 10EL SERIES NECL DC CHARACTERISTICS V = 0.0 V; V = −5.0 V (Note 4)CC E ..
MC100EL34 ,5V ECL Divide by 2, Divide by 4, Divide by 8 Clock Generation Chip3AN1672/DSection 2: Translation from Different ECL Operating Mode Drivers to Non ECL ReceiversThe f ..
MC100EL34D ,5V ECL Divide by 2, Divide by 4, Divide by 8 Clock Generation Chiphttp://onsemi.com3MC10EL34, MC100EL34Table 5. 10EL SERIES PECL DC CHARACTERISTICS V = 5.0 V; V = 0 ..
MC100EL34DG , 5V ECL ÷2, ÷4, ÷8 Clock Generation Chip
MC33063 ,DC-to-DC CONVERTER CONTROL CIRCUITSMAXIMUM RATINGSRating Symbol Value UnitPower Supply Voltage V 40 VdcCCComparator Input Voltage Rang ..
MC33063AD ,Product informationELECTRICAL CHARACTERISTICS (V = 5.0 V, T = T to T [Note 4], unless otherwise specified.)CC A low h ..
MC33063ADR ,1.5-A Boost/Buck/Inverting Switching RegulatorSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareMC33063A,MC34063ASLL ..
MC33063ADR2 ,1.5A, Step-Up/Down/Inverting Switching RegulatorMOTOROLA'llil- SEMICONDUCTOR IlllililMl-ll-llllMlill-llllrlll-llt+lltlllllllMlllllllll-APPLICATION ..
MC33063ADRE4 ,1.5-A Peak Boost/Buck/Inverting Switching Regulator 8-SOIC -40 to 85Maximum Ratings.. 411 Layout.... 177.2 ESD Ratings........ 411.1 Layout Guidelines.... 177.3 Recomm ..
MC33063ADRG4 ,1.5-A Peak Boost/Buck/Inverting Switching Regulator 8-SOIC -40 to 85Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functio ..
MC100EL33D
? Divider
SEMICONDUCTOR TECHNICAL DATAThe MC10EL/100EL33 is an integrated ÷4 divider. The differential
clock inputs and the VBB allow a differential, single-ended or AC coupled
interface to the device. If used, the VBB output should be bypassed to
ground with a 0.01μF capacitor. Also note that the VBB is designed to be
used as an input bias on the EL33 only, the VBB output has limited current
sink and source capability.
The reset pin is asynchronous and is asserted on the rising edge.
Upon power-up, the internal flip-flops will attain a random state; the reset
allows for the synchronization of multiple EL33’s in a system. 650ps Propagation Delay 4.0GHz Toggle Frequency High Bandwidth Output Transitions 75kΩ Internal Input Pulldown Resistors >1000V ESD Protection
LOGIC DIAGRAM AND PINOUT ASSIGNMENTVEE
VCCCLK
VBB
Reset
CLK
