MC100E451FN ,5V ECL 6-Bit D Register Differential Data and Clockhttp://onsemi.com3MC10E451, MC100E451Table 3. 10E SERIES PECL DC CHARACTERISTICS V = 5.0 V; V = 0.0 ..
MC100E451FNR2 ,5V ECL 6-Bit D Register Differential Data and ClockPrepared byCleon PettyAPPLICATION NOTETodd PearsonECL Applications EngineeringThis application note ..
MC100E452FN ,5V ECL 5-Bit Differential Register3AND8090/DAC Test BoardsAn example of an AC characteristic test board is shown inEach test device i ..
MC100E452FNR2 ,5V ECL 5-Bit Differential Register3AN1504/DMetastable Equationswill have no affect on the output, hence the output does notFlip−flop ..
MC100E452FNR2 ,5V ECL 5-Bit Differential RegisterPrepared byCleon PettyAPPLICATION NOTETodd PearsonECL Applications EngineeringThis application note ..
MC100EL01D ,5V ECL 4-Input OR/NOR3Differential ECLAN1406/DThe traditional choice of a negative power supply for ECL for both the 10H ..
MC3302D ,Single Supply Quad Comparatorsfeatures short circuitprotection.MOTOROLA Semiconductor Products Inc. MOTOROLA INC , 1975A NEW APPR ..
MC3302DR2 ,Single Supply Quad ComparatorsFeaturesCASE 751A1• Pb−Free Packages are Available*• Single or Split Supply Operation• Low Input Bi ..
MC3302P ,Single Supply Quad ComparatorsOrder this document by LM339/D* *These comparators are designed for use in level detection, low– ..
MC3303 ,Quad Operational Amplifierlogic diagram (each amplifier) IN+ +OUT–IN–Please be aware that an important notice concerning avai ..
MC33033DW ,Brushless DC Motor ControllerOrder this documantMOTOROLA by AN1o7s/o- SEMICONDUCTOR "Ii-I-iii-ttlg-li-ll-l"APPLICATION NOTEC AN ..
MC33033DWR2 ,Brushless DC Motor ControllerELECTRICAL CHARACTERISTICS (continued) (V = 20 V, R = 4.7 k, C = 10 nF, T = 25°C, unless otherwise ..
MC100E451FN
5V ECL 6-Bit D Register Differential Data and Clock
MC10E451, MC100E451
5V�ECL 6-Bit D Register
Differential Data and Clock
The MC10E/100E451 contains six D−type flip−flops with
single−ended outputs and differential data inputs. The common clock
input is also differential. The registers are triggered by a positive
transition of the positive clock (CLK) input.
A HIGH on the Master Reset (MR) input resets all Q outputs to
LOW.
The differential input structures are clamped so that the inputs of
unused registers can be left open without upsetting the bias network of
the device. The clamping action will assert the D and the CLK sides of
the inputs. Because of the edge triggered flip−flop nature of the device
simultaneously opening both the clock and data inputs will result in an
output which reaches an unidentified but valid state. Note that the
input clamps only operate when both inputs fall to 2.5 V below VCC.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single−ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 �F capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
The 100 Series contains temperature compensation. Differential Inputs: Data and Clock VBB Output 1100 MHz Min. Toggle Frequency Asynchronous Master Reset PECL Mode Operating Range:
VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range:
VCC = 0 V with VEE = −4.2 V to −5.7 V Internal Input 50 k� Pulldown Resistors ESD Protection: Human Body Model; > 2 kV,
Machine Model; > 200 V Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen Index: 28 to 34 Transistor Count = 348 devices
MARKING
DIAGRAMS = Assembly Location = Wafer Lot = Year = Work Week
PLCC−28
FN SUFFIX
CASE 776http://
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
ORDERING INFORMATION
