MC100E210FN ,LOW VOLTAGE DUAL 1:4, 1:5 DIFFERENTIAL FANOUT BUFFERsystem skew. The dual buffer allows for the fanout of two signals througha single chip, thus reduci ..
MC100E210FN ,LOW VOLTAGE DUAL 1:4, 1:5 DIFFERENTIAL FANOUT BUFFER**SEMICONDUCTOR TECHNICAL DATA* % *# * *$** * *" **# $# *$"** * *!*#*The MC100LVE210 is a low vol ..
MC100E211FN ,1:6 DIFFERENTIAL CLOCK DISTRIBUTION CHIP
MC100E241FN ,5V ECL 8-Bit Scannable RegisterHOLD/LOAD control. This enables the normal operations of HOLDand LOAD to be toggled with a single c ..
MC100E241FN ,5V ECL 8-Bit Scannable Register
MC100E241FNR2 ,5V ECL 8-Bit Scannable RegisterAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
MC33023DW ,High Speed Single-Ended PWM ControllerThermal CharacteristicsSO–16L Package (Case 751G)Maximum Power Dissipation @ T = +25°C P 862 mWA DT ..
MC33023DWR2 ,HI-SPD PWM Controllerfeatures consisting of input andP SUFFIXAWLYYWWCASE 648reference undervoltage lockouts each with hy ..
MC33025DW ,High Speed Double-Ended PWM ControllerOrder this document by MC34025/D ** *The MC34025 series are high speed, fixed frequency, double–e ..
MC33025P ,HI-SPD PWM ControllerELECTRICAL CHARACTERISTICS (V = 15 V, R = 3.65 kΩ, C = 1.0 nF, for typical values T = +25°C, for m ..
MC33025P ,HI-SPD PWM Controllerfeatures consisting of input and referenceundervoltage lockouts each with hysteresis, cycle–by–cycl ..
MC33025P ,HI-SPD PWM ControllerMAXIMUM RATINGSRating Symbol Value UnitPower Supply Voltage V 30 VCCOutput Driver Supply Voltage V ..
MC100E210FN
5V ECL Dual 1:4, 1:5 Differential Fanout Buffer
MC100E210
5V�ECL Dual 1:4, 1:5
Differential Fanout Buffer
The MC100E210 is a low voltage, low skew dual differential ECL
fanout buffer designed with clock distribution in mind. The device
features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The
device features fully differential clock paths to minimize both device and
system skew. The dual buffer allows for the fanout of two signals through
a single chip, thus reducing the skew between the two fundamental
signals from a part−to−part skew down to an output−to−output skew. This
capability reduces the skew by a factor of 4 as compared to using two
LVE111’s to accomplish the same task.
The lowest TPD delay time results from terminating only one output
pair, and the greatest TPD delay time results from terminating all the
output pairs. This shift is about 10−20 pS in TPD. The skew between
any two output pairs within a device is typically about 25 nS. If other
output pairs are not terminated, the lowest TPD delay time results
from both output pairs and the skew is typically 25 nS. When all
outputs are terminated, the greatest TPD (delay time) occurs and all
outputs display about the same 10−20 pS increase in TPD, so the
relative skew between any two output pairs remains about 25 nS.
For more information on using PECL, designers should refer to
Application Note AN1406/D.
The VBB pin, an internally generated voltage supply, is available to this
device only. For single-ended input conditions, the unused differential
input is connected to VBB as a switching reference voltage. VBB may also
rebias AC coupled inputs. When used, decouple VBB and VCC via a
0.01 �F capacitor and limit current sourcing or sinking to 0.5 mA. When
not used, VBB should be left open. Dual Differential Fanout Buffers 200 ps Part−to−Part Skew 50 ps Typical Output−to−Output Skew Low Voltage ECL/PECL Compatible The 100 Series Contains Temperature Compensation 28−lead PLCC Packaging PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7 V Internal Input 75 K� Pulldown Resistors Q Output will Default LOW with Inputs Open or at VEE ESD Protection: Human Body Model; >2 KV,
Machine Model; >200 V Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D• Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen Index: 28 to 34• Transistor Count = 179 devices
