MC10E016FN ,5V ECL 8-Bit Synchronous Binary Up Counterfeatures internal feedback of TC, gated by the TCLD8-BIT SYNCHRONOUS(terminal count load) pin. When ..
MC10E016FNG , 5.0 V ECL 8−Bit Synchronous Binary Up Counter
MC10E016FNR2 ,5V ECL 8-Bit Synchronous Binary Up CounterPrepared by: Paul ShockmanON SemiconductorAPPLICATION NOTEObjectiveGeneral BackgroundThis applicati ..
MC10E016FNR2 ,5V ECL 8-Bit Synchronous Binary Up CounterAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
MC10E101FN ,Quad 4-Input OR/NOR Gate3Differential ECLAN1406/DThe traditional choice of a negative power supply for ECL for both the 10H ..
MC10E107FN ,5V ECL Quint 2-Input XOR/XNOR GateAND8090/DAC Characteristics of ECLDevices
MC33911G5AC , LIN System Basis Chip with DC Motor Pre-driver
MC33911G5AC , LIN System Basis Chip with DC Motor Pre-driver
MC33912G5AC , LIN System Basis Chip with DC Motor Pre-driver and Current Sense
MC33912G5AC , LIN System Basis Chip with DC Motor Pre-driver and Current Sense
MC3392DW ,LOW SIDE PROTECTED SWITCHOrder this document by MC3392/D * * ** The MC3392 is a low side protected switch designed for use i ..
MC3392DW ,LOW SIDE PROTECTED SWITCHELECTRICAL CHARACTERISTICS (Limit values are noted under conditions: – 40°C ≤ T ≤ +125°C. Typical d ..
MC100E016FN-MC10E016FN
8-Bit Synchronous Binary Up Counter
SEMICONDUCTOR TECHNICAL DATA --
The MC10E/100E016 is a high-speed synchronous, presettable,
cascadable 8-bit binary counter. Architecture and operation are the same
as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown
in the logic symbol.
The counter features internal feedback of TC, gated by the TCLD
(terminal count load) pin. When TCLD is LOW (or left open, in which case
it is pulled LOW by the internal pull-downs), the TC feedback is disabled,
and counting proceeds continuously, with TC going LOW to indicate an
all-one state. When TCLD is HIGH, the TC feedback causes the counter
to automatically reload upon TC = LOW, thus functioning as a
programmable counter. The Qn outputs do not need to be terminated for
the count function to operate properly. To minimize noise and power,
unused Q outputs should be left unterminated. 700MHz Min. Count Frequency 1000ps CLK to Q, TC Internal TC Feedback (Gated) 8-Bit Fully Synchronous Counting and TC Generation Asynchronous Master Reset Extended 100E VEE Range of – 4.2V to – 5.46V 75kΩ Input Pulldown Resistors
FUNCTION TABLE = clock pulse (low to high); = clock pulse (high to low)
PIN NAMES
Pinout: 28-Lead PLCC (Top View)CLK
TCLD
VEE CE P7 P6 P5 VCCO TC
VCC P3 P4 VCCO Q0 Q1 Q2
VCCO
* All VCC and VCCO pins are tied together on the die.
