MAX9687CPE ,Dual / Ultra-Fast ECL-Output ComparatorMAX968719-2400; Rev 1; 7/93Dual, Ultra-Fast ECL-Output Comparator_______________
MAX9687CSE ,Dual / Ultra-Fast ECL-Output ComparatorFeaturesThe MAX9687 is a dual, ultra-fast ECL comparator ' 1.4ns Propagation Delaymanufactured with ..
MAX9687ESE ,Dual / Ultra-Fast ECL-Output ComparatorApplications** Contact factory for dice specifications.High-Speed A/D ConvertersHigh-Speed Line Rec ..
MAX968ESA ,Single/Dual/Quad / Micropower / Ultra-Low-Voltage / Rail-to-Rail I/O ComparatorsFeaturesThe MAX965–MAX970 single/dual/quad micropower' Ultra-Low Single-Supply Operation down to +1 ..
MAX968ESA ,Single/Dual/Quad / Micropower / Ultra-Low-Voltage / Rail-to-Rail I/O ComparatorsFeaturesThe MAX965–MAX970 single/dual/quad micropower' Ultra-Low Single-Supply Operation down to +1 ..
MAX968ESA+ ,Single/Dual/Quad, Micropower, Ultra-Low-Voltage, Rail-to-Rail I/O Comparatorsapplications. The MAX965/MAX967/♦ Available in Space-Saving Packages:MAX968/MAX969 offer programmab ..
MB89121 ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12509-6EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89120/1 ..
MB89123A ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12509-6EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89120/1 ..
MB89133A ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12510-9EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89130/1 ..
MB89153 ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12506-4EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89150/1 ..
MB89163 ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12405-2EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89160/1 ..
MB89163 ,8-bit Proprietary MicrocontrollerFUJITSU SEMICONDUCTORDS07-12405-2EDATA SHEET8-bit Proprietary MicrocontrollerCMOS2F MC-8L MB89160/1 ..
MAX9687CPE-MAX9687CSE-MAX9687ESE
Dual / Ultra-Fast ECL-Output Comparator
_______________General DescriptionThe MAX9687 is a dual, ultra-fast ECL comparator
manufactured with a high-frequency bipolar process
(fT= 6GHz) capable of very short propagation delays.
This design maintains the excellent DC matching char-
acteristics normally found only in slower comparators.
The MAX9687 is pin-compatible with the AD9687 and
Am6687, but exceeds their AC characteristics.
The MAX9687 has differential inputs and complemen-
tary outputs that are fully compatible with ECL-logic lev-
els. Output current levels are capable of driving 50Ω
terminated transmission lines. The ultra-fast operation
makes signal processing possible at frequencies in
excess of 600MHz.
A latch-enable (LE) function is provided to allow the
comparator to be used in a sample/hold or track/hold
mode. The latch-enable inputs are designed to be dri-
ven from the complementary outputs of a standard ECL
gate. When LE is high and –L—E–is low, the comparator
functions normally. When LE is forced low and –L—E–is
high, the comparator outputs are locked in the logical
states determined by the input conditions at the time of
the latch transition. If the latch-enable function is not
used on either of the two comparators, the appropriate
LE input must be connected to ground; the companion–L—E–input can be left open.
________________________ApplicationsHigh-Speed A/D Converters
High-Speed Line Receivers
Peak Detectors
Threshold Detectors
High-Speed Triggers
____________________________Features1.4ns Propagation Delay0.5ns Latch Setup Time2.0ns Latch-Enable Pulse Width+5V, -5.2V Power SuppliesPin-Compatible with AD9687, Am6687, SP9687Available in Commercial, Extended-Industrial,
and Military Temperature RangesAvailable in Narrow SO Package
______________Ordering Information* Contact factory for availability of 20-pin PLCC.
** Contact factory for dice specifications.
MAX9687
Dual, Ultra-Fast ECL-Output Comparator
________________________________________________________________Maxim Integrated Products1
________________Functional Diagram
___________________Pin Configuration
Call toll free 1-800-998-8800 for free samples or literature.19-2400; Rev 1; 7/93
MAX9687
Dual, Ultra-Fast ECL-Output Comparator_______________________________________________________________________________________Supply Voltages.....................................................................±6V
Output Short-Circuit Duration (Note 1)..........................Indefinite
Input Voltages........................................................................±5V
Differential Input Voltages.....................................................3.5V
Output Current....................................................................30mA
Continuous Power Dissipation (TA= +70°C)
Plastic DIP (derate 10.53mW/°C above +70°C)...........842mW
Narrow SO (derate 8.70mW/°C above +70°C).............696mW
CERDIP (derate 10.00mW/°C above +70°C)................800mW
Operating Temperature Ranges
MAX9687C_ E.....................................................0°C to +70°C
MAX9687E_ E..................................................-40°C to +85°C
MAX9687MJE................................................-55°C to +125°C
Storage Temperature Range.............................-55°C to +150°C
Lead Temperature (soldering, 10sec).............................+300°C
ABSOLUTE MAXIMUM RATINGS
Note 1:Continuous short-circuit protection is allowed on one comparator at a time up to case temperatures of +85°C and ambient
temperatures of +30°C.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS (VS= ±15V, VCM= 0V, TA= +25°C, unless otherwise noted.)
MAX9687
Dual, Ultra-Fast ECL-Output Comparator
_______________________________________________________________________________________3
Note 2:Not tested, guaranteed by design.
Note 3:VIN= 100mV, VOD= 10mV.
Figure 2. As a high-speed receiver, the MAX9687 is capable of
processing signals in excess of 600MHz. Figure 2 is a 100MHz
example with an input signal level of 14mVRMS.
Figure 1. High-speed receiver application with 50Winput and out-
put termination. With this configuration, in which a ground plane and
microstrip PC board was used, the minimum slew rate for clean out-
put switching is 1.6V/µs. For sine-wave inputs, this implies a mini-
mum signal size of 360mVRMSat 500MHz and 90mV at 2MHz.
SWITCHING CHARACTERISTICS(VS= ±5V, TA= +25°C, unless otherwise noted.)
__________Applications Information
LayoutBecause of the MAX9687’s large gain-bandwidth charac-
teristic, special precautions need to be taken if its high-
speed capabilities are to be used. A PC board with a
ground plane is mandatory. Mount all decoupling capaci-
tors as close to the power-supply pins as possible, and
process the ECL outputs in microstrip fashion, consistent
with the load termination of 50Ωto 120Ω. For low-imped-
ance applications, microstrip layout at the input may also
be helpful. Pay close attention to the bandwidth of the
decoupling and terminating components. Chip compo-
nents can be used to minimize lead inductance.
Input Slew-Rate RequirementAs with all high-speed comparators, the high gain-
bandwidth product of these devices creates oscillation
problems when the input traverses through the linear
region. For clean switching without oscillation or steps
in the output waveform, the input must meet certain
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
___________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-76001993 Maxim Integrated Products Printed USAis a registered trademark of Maxim Integrated Products.
MAX9687
Dual, Ultra-Fast ECL-Output Comparatorminimum slew-rate requirements. The tendency of the
part to oscillate is a function of the layout and source
impedance of the circuit employed. Both poor layout
and larger source impedance will increase the mini-
mum slew-rate specification.
In many applications, the addition of regenerative feed-
back will assist the input signal through the linear
region, which will lower the minimum slew-rate require-
ment considerably. For example, with the addition of
positive feedback components Rf = 1kΩand
Cf = 10pF, the minimum slew-rate requirement can be
reduced by a factor of four.
____________________Timing DiagramThe timing diagram (Figure 3) illustrates the series of
events that complete the compare function, under
worst-case conditions.
The top line of the diagram illustrates two latch-enable
(LE) pulses; each pulse is high for the compare func-
tion and low for the latch function. The first pulse
demonstrates the compare function in which part of the
input action takes place during the compare mode.
The second pulse demonstrates a compare-function
interval during which there is no change in the input.
The leading edge of the input signal (illustrated as a
large-amplitude, small-overdrive pulse) switches the
comparator after time interval tpd. Outputs Q and –Q–
are similar in timing. The input signal must occur at timebefore the latch falling edge and, to be acquired,
must be maintained for time thafter the edge. After th,
the output is no longer affected by the input status until
the latch is again strobed. A minimum latch pulse width
of tpw(E) is needed for the strobe operation, and the
output transitions occur after a time tpd(E).
Definition of TermsVOSInput Offset Voltage—The voltage required
between the input terminals to obtain 0V differ-
ential at the output.
VINInput Voltage Pulse Amplitude
VODInput Voltage Overdrive
tpd+Input to Output High Delay—The propagation
delay measured from the time the input signal
crosses the input offset voltage to the 50% point
of an output low-to-high transition.
tpd-Input to Output Low Delay—The propagation
delay measured from the time the input signal
crosses the input offset voltage to the 50% point
of an output high-to-low transition.
tpd+(E)Latch-Enable to Output High Delay—The propa-
gation delay measured from the 50% point of the
latch-enable signal low-to-high transition to the
50% point of an output low-to-high transition.
tpd-(E)Latch-Enable to Output Low Delay—The propa-
gation delay measured from the 50% point of the
latch-enable signal low-to-high transition to the
50% point of an output high-to-low transition.
tpw(E)Minimum Latch-Enable Pulse Width—The mini-
mum time the latch-enable signal must be high
to acquire and hold an input signal.Minimum Setup Time—The minimum time before
the negative transition of the latch-enable pulse
that an input signal must be present to be
acquired and held at the outputs.Minimum Hold Time—The minimum time after
the negative transition of the latch-enable signal
that an input signal must remain unchanged to
be acquired and held at the outputs.
Figure 3. Timing Diagram
This datasheet has been :
www.ic-phoenix.com
Datasheets for electronic components.
