MAX9124ESE+ Fast Delivery |IC PHOENIX CO.,LIMITED

MAX9124ESE+ ,Quad LVDS Line DriverApplications CircuitDigital Copiers DSLAMsLVDS SIGNALSLaser Printers NetworkSwitches/RoutersCell Ph ..
MAX9125ESE ,Quad LVDS Line Receivers with Integrated Terminationfeatures integrated parallel termination resis- Low 70µA Shutdown Supply Currenttors (nominally 1 ..
MAX9125ESE ,Quad LVDS Line Receivers with Integrated TerminationFeaturesThe MAX9125/MAX9126 quad low-voltage differential Integrated Termination Eliminates Four E ..
MAX9125ESE+ ,Quad LVDS Line Receivers with Integrated TerminationApplicationsDigital CopiersLaser PrintersCellular Phone Base StationsT 115Ω RX XAdd/Drop MuxesLVTTL ..
MAX9126ESE ,Quad LVDS Line Receivers with Integrated TerminationELECTRICAL CHARACTERISTICS(V = +3.0V to +3.6V, differential input voltage |V | = 0.1V to 1.0V, comm ..
MAX9126EUE ,Quad LVDS Line Receivers with Integrated TerminationApplicationsDigital CopiersLaser PrintersCellular Phone Base StationsT 115Ω RX XAdd/Drop MuxesLVTTL ..
MB88344 ,8-Bit D/A Converter with Operational Amplifier Output BuffersFUJITSU SEMICONDUCTORDS04-13505-3EDATA SHEETLINEAR IC8-Bit D/A Converter with Operational Amplifier ..
MB88344 ,8-Bit D/A Converter with Operational Amplifier Output BuffersFUJITSU SEMICONDUCTORDS04-13505-3EDATA SHEETLINEAR IC8-Bit D/A Converter with Operational Amplifier ..
MB88344 ,8-Bit D/A Converter with Operational Amplifier Output BuffersFUJITSU SEMICONDUCTORDS04-13505-3EDATA SHEETLINEAR IC8-Bit D/A Converter with Operational Amplifier ..
MB88345 ,D/A Converter for Digital Tuning (24-channel, 8-bit, on-chip OP amp)FUJITSU SEMICONDUCTORDS04-13508-2EDATA SHEETLinear IC ConverterCMOSD/A Converter for Digital Tuni ..
MB88345PF ,D/A Converter for Digital Tuning (24-channel, 8-bit, on-chip OP amp)FEATURES• Ultra-low power consumption (1.1 mW/ch : typical) • Compact space-saving package (QFP-32 ..
MB88346B ,R-2R TYPE 8-BIT D/A CONVERTER WITH OPERATIONAL AMPLIFIER OUTPUT BUFFERSFUJITSU SEMICONDUCTORDS04-13501-2EDATA SHEETLINEAR ICR-2R TYPE 8-BIT D/A CONVERTER WITHOPERATIONAL ..

MAX9124ESE+
Quad LVDS Line Driver
General Description
The MAX9124 quad low-voltage differential signaling
(LVDS) line driver is ideal for applications requiring high
data rates, low power, and low noise. The MAX9124 is
guaranteed to transmit data at speeds up to 800Mbps
(400MHz) over controlled impedance media of approxi-
mately 100Ω. The transmission media may be printed
circuit (PC) board traces, backplanes, or cables.
The MAX9124 accepts four LVTTL/LVCMOS input levels
and translates them to LVDS output signals. Moreover,
the MAX9124 is capable of setting all four outputs to a
high-impedance state through two enable inputs, EN and
EN, thus dropping the device to an ultra-low-power state
of 16mW (typ) during high impedance. The enables are
common to all four transmitters. Outputs conform to the
ANSI TIA/EIA-644 LVDS standard.
The MAX9124 operates from a single +3.3V supply and is
specified for operation from -40°C to +85°C. It is available
in 16-pin TSSOP and SO packages. Refer to the MAX9125/
MAX9126 data sheet for quad LVDS line receivers.
Applications
FeaturesPin Compatible with DS90LV031AGuaranteed 800Mbps Data Rate250ps Maximum Pulse Skew Conforms to TIA/EIA-644 LVDS StandardSingle +3.3V Supply16-Pin TSSOP and SO Packages
MAX9124
Quad LVDS Line Driver
IN1VCC
IN4
OUT4+
OUT4-
OUT3-
OUT3+
IN3
TOP VIEW
MAX9124
TSSOP/SO
OUT1+
OUT1-
OUT2+
OUT2-
IN2
GND
Pin Configuration
Ordering Information
115Ω
MAX9124MAX9126
115Ω
115Ω
115Ω
LVDS SIGNALS
100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES
LVTTL/LVCMOS
DATA INPUT
LVTTL/LVCMOS
DATA OUTPUT
Typical Applications Circuit
19-1991; Rev 0; 4/01
EVALUATION KIT
AVAILABLE
PARTTEMP. RANGEPIN-PACKAGE
MAX9124EUE-40°C to +85°C16 TSSOP
MAX9124ESE-40°C to +85°C16 SO
* Future product—contact factory for availability.
Digital Copiers
Laser Printers
Cell Phone Base
Stations
Add/Drop Muxes
Digital Cross-Connects
DSLAMs
Network
Switches/Routers
Backplane
Interconnect
Clock Distribution
MAX9124
Quad LVDS Line Driver
ABSOLUTE MAXIMUM RATINGS
DC ELECTRICAL CHARACTERISTICS
(VCC= +3.0V to +3.6V, RL= 100Ω±1%, TA= -40°C to +85°C. Typical values are at VCC= +3.3V, TA= +25°C, unless otherwise
noted.) (Notes 1, 2)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VCCto GND...........................................................-0.3V to +4.0V
IN_, EN, ENto GND....................................-0.3V to (VCC+ 0.3V)
OUT_+, OUT_- to GND..........................................-0.3V to +3.9V
Short-Circuit Duration (OUT_+, OUT_-).....................Continuous
Continuous Power Dissipation (TA= +70°C)
16-Pin TSSOP (derate 9.4mW/°C above +70°C).........755mW
16-Pin SO (derate 8.7mW/°C above +70°C)................696mW
Storage Temperature Range.............................-65°C to +150°C
Maximum Junction Temperature.....................................+150°C
Operating Temperature Range...........................-40°C to +85°C
Lead Temperature (soldering, 10s).................................+300°C
ESD Protection
Human Body Model, OUT_+, OUT_-..............................±6kV
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
LVDS OUTPUT (OUT_+, OUT_-)
Differential Output VoltageVODFigure 1250368450mV
Change in Magnitude of VOD
Between Complementary Output
States
ΔVODFigure 1125mV
Offset VoltageVOSFigure 11.1251.251.375V
Change in Magnitude of VOS
Between Complementary Output
States
ΔVOSFigure 1425mV
Output High VoltageVOH1.6V
Output Low VoltageVOL0.90V
Differential Output Short-Circuit
Current (Note 3)IOSDEnabled, VOD = 0-9mA
Output Short-Circuit CurrentIOSOUT_+ = 0 at IN_ = VCC or OUT_- = 0 at IN_
= 0, enabled-3.8-9mA
Output High-Impedance CurrentIOZEN = low and EN = high, OUT_+ = 0 or VCC,
OUT_- = 0 or VCC , RL = ∞-1010µA
Power-Off Output CurrentIOFFVCC = 0 or open, OUT_+ = 0 or 3.6V, OUT_-
= 0 or 3.6V, RL = ∞-1010µA
INPUTS (IN_, EN, EN)
High-Level Input VoltageVIH2.0VCCV
Low-Level Input VoltageVILGND0.8V
Input CurrentIININ_, EN, EN = 0 or VCC-2020µA
SUPPLY CURRENT
No-Load Supply CurrentICCRL = ∞, IN_ = VCC or 0 for all channels9.211mA
Loaded Supply CurrentICCLRL = 100Ω, IN_ = VCC or 0 for all channels22.730mA
Disabled Supply CurrentICCZD i sab l ed , IN _ = V C C or 0 for all channel s,N = 0, EN = VCC4.96mA
MAX9124
Quad LVDS Line Driver
SWITCHING CHARACTERISTICS
(VCC= +3.0V to +3.6V, RL= 100Ω±1%, CL= 10pF, TA= -40°C to +85°C. Typical values are at VCC= +3.3V, TA= +25°C, unless
otherwise noted.) (Notes 4, 5, 6)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
Differential Propagation Delay
High to LowtPHLDFigures 2 and 30.81.422.0ns
Differential Propagation Delay
Low to HightPLHDFigures 2 and 30.81.442.0ns
Differential Pulse Skew (Note 7)tSKD1Figures 2 and 30.020.25ns
Differential Channel-to-Channel
Skew (Note 8)tSKD2Figures 2 and 30.35ns
Differential Part-to-Part Skew
(Note 9)tSKD3Figures 2 and 30.8ns
Differential Part-to-Part Skew
(Note 10)tSKD4Figures 2 and 31.2ns
Rise TimetTLHFigures 2 and 30.10.350.7ns
Fall TimetTHLFigures 2 and 30.10.350.7ns
Disable Time High to ZtPHZFigures 4 and 55ns
Disable Time Low to ZtPLZFigures 4 and 55ns
Enable Time Z to HightPZHFigures 4 and 55ns
Enable Time Z to LowtPZLFigures 4 and 55ns
Maximum Operating Frequency
(Note 11)fMAX400MHz
Note 1:Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested
at TA= +25°C.
Note 2:Currents into the device are positive, and current out of the device is negative. All voltages are referenced to ground except
VOD.
Note 3:Guaranteed by correlation data.
Note 4:AC parameters are guaranteed by design and characterization.
Note 5:CLincludes probe and jig capacitance.
Note 6:Signal generator conditions for dynamic tests: VOL= 0, VOH= 3V, f = 100MHz, 50% duty cycle, RO= 50Ω, tR≤1ns, tF≤
1ns (0% to 100%).
Note 7:tSKD1is the magnitude difference of differential propagation delay. tSKD1= |tPHLD- tPLHD|.
Note 8:tSKD2is the magnitude difference of tPHLDor tPLHDof one channel to the tPHLDor tPLHDof another channel on the same
device.
Note 9:tSKD3is the magnitude difference of any differential propagation delays between devices at the same VCCand within 5°C
of each other.
Note 10:tSKD4is the magnitude difference of any differential propagation delays between devices operating over the rated supply
and temperature ranges.
Note 11:fMAXsignal generator conditions: VOL= 0, VOH= 3V, f = 400MHz, 50% duty cycle, RO= 50Ω, tR≤1ns, tF≤1ns (0% to
100%). Transmitter output criteria: duty cycle = 45% to 55%, VOD≥250mV.
Pin Description
PINNAMEFUNCTION
1, 7, 9, 15IN_LVTTL/LVCMOS Driver Inputs
2, 6, 10, 14OUT_+Noninverting LVDS Driver Outputs
3, 5, 11, 13OUT_-Inverting LVDS Driver Outputs
4, 12EN, ENDriver Enable Inputs. The driver is disabled and in high impedance when EN is low and EN is high.
For other combinations of EN and EN, the outputs are active.GNDGroundVCCPower-Supply Input. Bypass VCC to GND with 0.1µF and 0.001µF ceramic capacitors.
MAX9124
Quad LVDS Line Driver
Typical Operating Characteristics
(TA= +25°C)
SINGLE-ENDED OUTPUT VOLTAGE
vs. LOAD RESISTANCE
(RL = 50Ω TO 400Ω)
MAX9124 toc01
RL (Ω)
SINGLE-ENDED OUTPUT VOLTAGE (V)
VCC = +3.6V
_VCC = +3.0V
OUT_+
OUT_-
SINGLE-ENDED OUTPUT VOLTAGE vs.
LOAD RESISTANCE
(RL = 0 TO 7kΩ)
MAX9124 toc02
RL (Ω)
SINGLE-ENDED OUTPUT VOLTAGE (V)
VCC = +3.6V
_VCC = +3.0V
DOUT+
DOUT-
MAX9124
Quad LVDS Line Driver
Detailed Description
The LVDS interface standard is a signaling method
intended for point-to-point communication over a con-
trolled-impedance medium as defined by the
ANSI/TIA/EIA-644 and IEEE 1596.3 standards. The
LVDS standard uses a lower voltage swing than other
common communication standards, achieving higher
data rates with reduced power consumption while
reducing EMI emissions and system susceptibility to
noise.
The MAX9124 is an 800Mbps quad differential LVDS
driver that is designed for high-speed, point-to-point,
and low-power applications. This device accepts
LVTTL/LVCMOS input levels and translates them to
LVDS output signals.
The MAX9124 generates a 2.5mA to 4.0mA output cur-
rent using a current-steering configuration. This current-
steering approach induces less ground bounce and no
shoot-through current, enhancing noise margin and sys-
tem speed performance. The driver outputs are short-
circuit current limited and enter a high-impedance state
when the device is not powered or is disabled.
The current-steering architecture of the MAX9124
requires a resistive load to terminate the signal and
complete the transmission loop. Because the device
switches current and not voltage, the actual output volt-
age swing is determined by the value of the termination
resistor at the input of an LVDS receiver. Logic states
are determined by the direction of current flow through
the termination resistor. With a typical 3.7mA output
current, the MAX9124 produces an output voltage of
370mV when driving a 100Ωload.
Termination
Because the MAX9124 is a current-steering device, no
output voltage will be generated without a termination
resistor. The termination resistors should match the dif-
ferential impedance of the transmission line. Output
voltage levels depend upon the value of the termination
resistor. The MAX9124 is optimized for point-to-point
interface with 100Ωtermination resistors at the receiver
inputs. Termination resistance values may range
between 90Ωand 132Ω, depending on the characteris-
tic impedance of the transmission medium.
Applications Information
Power-Supply Bypassing
Bypass VCCwith high-frequency, surface-mount
ceramic 0.1µF and 0.001µF capacitors in parallel as
close to the device as possible, with the smaller valued
capacitor closest to VCC.
Differential Traces
Output trace characteristics affect the performance of
the MAX9124. Use controlled-impedance traces to
match trace impedance to the transmission medium.
Eliminate reflections and ensure that noise couples as
common mode by running the differential trace pairs
close together. Reduce skew by matching the electrical
length of the traces. Excessive skew can result in a
degradation of magnetic field cancellation.
Maintain the distance between the differential traces to
avoid discontinuities in differential impedance. Avoid
90°turns and minimize the number of vias to further
prevent impedance discontinuities.
Cables and Connectors
Transmission media should have a nominal differential
impedance of 100Ω. To minimize impedance disconti-
nuities, use cables and connectors that have matched
differential impedance.
Avoid the use of unbalanced cables such as ribbon or
simple coaxial cable. Balanced cables, such as twisted
pair, offer superior signal quality and tend to generate
less EMI due to canceling effects. Balanced cables
tend to pick up noise as common mode, which is
rejected by the LVDS receiver.
Board Layout
For LVDS applications, a four-layer PC board that pro-
vides separate power, ground, LVDS signals, and input
signals is recommended. Isolate the LVTTL/LVCMOS
and LVDS signals from each other to prevent coupling.
Chip Information
TRANSISTOR COUNT: 2007
PROCESS: CMOS
ENABLESINPUTSOUTPUTSENIN_OUT_+OUT_ -XZZHAll other combinations
of ENABLE inputsHHL
Table 1. Input/Output Function Table
MAX9124
Quad LVDS Line Driver
GND
IN_
OUT_-
OUT_+
1/4 MAX9124
GENERATOR
+1.2V
50Ω
RL/2
RL/2
VCC
Figure 4. Driver High-Impedance Delay Test Circuit
VOS
VCC
GND
IN_
RL/2
RL/2
VOSVOD
OUT_-
OUT_+
OUT_ +
OUT_ -
50Ω
IN_
GENERATOR
Figure 1. Driver VODand VOSTest CircuitFigure 2. Driver Propagation Delay and Transition Time Test
Circuit
VOH
VOL
IN_
OUT_ -
OUT_+
VDIFF
tPHLD
1.5V
tTHL
20%
80%80%
tTLH
20%
0 DIFFERENTIAL
tPLHD
1.5V
VDIFF = (VOUT_+) - (VOUT_-)50%
Figure 3. Driver Propagation Delay and Transition Time Waveforms

Partno	Mfg	Dc	Qty	Available	Descript
MAX9124ESE+ \|MAX9124ESE	MAXIM	N/a	7	avai	Quad LVDS Line Driver