M74HC175M1R ,QUAD D-TYPE FLIP-FLOP WITH CLEARM74HC175QUAD D-TYPE FLIP FLOP WITH CLEAR ■ HIGH SPEED : t = 16 ns (TYP.) at V = 6VPD CC■ LOW POWER ..
M74HC175RM13TR ,QUAD D-TYPE FLIP-FLOP WITH CLEARAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
M74HC190M1R ,4 BIT SYNCHRONOUS UP/DOWN COUNTERSM74HC1904 BIT SYNCHRONOUS UP/DOWN COUNTERS ■ HIGH SPEED : ..
M74HC191M1R ,4 BIT SYNCHRONOUS UP/DOWN COUNTERSM74HC1914 BIT SYNCHRONOUS UP/DOWN COUNTERS ■ HIGH SPEED : ..
M74HC193M1R ,SYNCHRONOUS UP/DOWN DECADE COUNTERM74HC193SYNCHRONOUS UP/DOWN BINARY COUNTER ■ HIGH SPEED : ..
M74HC194M1R ,4 BIT PIPO SHIFT REGISTERfeatures parallel inputs, parallel for this mode is entered at the SHIFT RIGHT dataoutputs, right s ..
MAX133CPL ,3 Digit DMM CircuitGeneral Description
The MAX133 and MAX134 are integrating A/D con-
verters for 3% digit multime ..
MAX133CPL+ ,3¾ Digit DMM CircuitGeneral Description
The MAX133 and MAX134 are integrating A/D con-
verters for 3% digit multime ..
MAX133CQH ,3 Digit DMM CircuitELECTRICAL CHARACTERISTICS
(V+ : 9V, TA = +25°C, Test Circuit unless otherwise indicated)
_PA ..
MAX133CQH ,3 Digit DMM CircuitGeneral Description
The MAX133 and MAX134 are integrating A/D con-
verters for 3% digit multime ..
MAX133CQH ,3 Digit DMM CircuitELECTRICAL CHARACTERISTICS
(V+ : 9V, TA = +25°C, Test Circuit unless otherwise indicated)
_PA ..
MAX133CQH+ ,3 Digit DMM CircuitELECTRICAL CHARACTERISTICS
(V+ : 9V, TA = +25°C, Test Circuit unless otherwise indicated)
_PA ..
M74HC175M1R-M74HC175RM13TR
QUAD D-TYPE FLIP-FLOP WITH CLEAR
1/11July 2001 HIGH SPEED :
tPD = 16 ns (TYP.) at VCC = 6V LOW POWER DISSIPATION:
ICC =4μA(MAX.) at TA=25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:OH | = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: PLH ≅ t PHL WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 175
DESCRIPTIONThe M74HC175 is an high speed CMOS HEX
D-TYPE FLIP FLOP WITH CLEAR fabricated with
silicon gate C2 MOS technology.
These four flip-flops are controlled by a clock input
(CLOCK) and a clear input (CLEAR). The
information data applied to the D inputs (1D to 4D)
are transferred to the outputs (1Q to 4Q and 1Q to
4Q) on the positive-going edge of the clock pulse.
The reset function is accomplished when the
CLEAR input is low and all Q outputs are low
regardless of other input conditions.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC175QUAD D-TYPE FLIP FLOP WITH CLEAR
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
M74HC1752/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays
M74HC1753/11
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
M74HC1754/11
DC SPECIFICATIONS
M74HC1755/11
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/4 (per FLIP/
FLOP)
M74HC1756/11
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (CLOCK), SETUP AND
HOLD TIME (D TO CLOCK) (f=1MHz; 50% duty cycle)
