M74HC09 ,QUAD 2-INPUT AND GATE (OPEN DRAIN)Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
M74HC09M1R ,QUAD 2-INPUT AND GATE (OPEN DRAIN)Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
M74HC107B1R ,DUAL J-K FLIP FLOP WITH CLEARLOGIC DIAGRAM 2/11M74HC107
M74HC107M1R ,DUAL J-K FLIP FLOP WITH CLEARAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
M74HC107M1R ,DUAL J-K FLIP FLOP WITH CLEARM74HC107DUAL J-K FLIP FLOP WITH CLEAR ■ HIGH SPEED : ..
M74HC107M1R ,DUAL J-K FLIP FLOP WITH CLEARM74HC107DUAL J-K FLIP FLOP WITH CLEAR ■ HIGH SPEED : ..
MAX13032EETE+ ,6-Channel High-Speed Logic-Level TranslatorsELECTRICAL CHARACTERISTICS(V = +2.2V to +3.6V, V = +1.62V to +3.2V, EN = V , T = -40°C to +85°C, un ..
MAX13032EETE+T ,6-Channel High-Speed Logic-Level TranslatorsApplicationsTypical Operating Circuits continued at end of data sheet.SD Card Level TranslationMini ..
MAX13036ATI+ ,Contact Monitor and Level ShifterFeaturesThe MAX13036 contact monitor and level shifter monitors ● +6V to +26V Operating Voltage Ran ..
MAX1303BEUP , 8-/4-Channel, VREF Multirange Inputs, Serial 16-Bit ADCs
MAX1303BEUP+ ,4-Channel, ±VREF Multirange Inputs, Serial 16-Bit ADCELECTRICAL CHARACTERISTICS(V = V = V = V = 5V, V = V = V = V = V = 0V, f = 3.5MHz (50% dutyAVDD1 AV ..
MAX13041ASD+ ,±80V Fault-Protected High-Speed CAN Transceiver with Low-Power Management and Wake-On CANApplications+Denotes a lead(Pb)-free/RoHS-compliant package.+12V Automotive—Clamp 30 Modules/V Deno ..
M74HC09
QUAD 2-INPUT AND GATE (OPEN DRAIN)
1/8August 2001 HIGH SPEED:
tPD = 7ns (TYP .) at VCC = 6V LOW POWER DISSIPATION:CC = 1μA(MAX.) at TA =25°C HIGH NOISE IMMUNITY:NIH = VNIL = 28 % VCC (MIN.) BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 09
DESCRIPTIONThe M74HC09 is an high speed CMOS QUAD
2-INPUT OPEN DRAIN AND GATE fabricated
with silicon gate C2 MOS technology.
The internal circuit is composed of 3 stages
including buffer output, which enables high noise
immunity and stable output.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC09QUAD 2-INPUT AND GATE (OPEN DRAIN)
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
M74HC092/8
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE Z : High Impedance
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
M74HC093/8
DC SPECIFICATIONS
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
M74HC094/8
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/4 (per gate)
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)
