L6599ADTR ,IMPROVED HIGH-VOLTAGE RESONANT CONTROLLERL6599AImproved high-voltage resonant controllerDatasheet − production data
L6599ATD ,IMPROVED HIGH-VOLTAGE RESONANT CONTROLLERElectrical characteristics . . . . . 96 Application information . . . . . 126.1 Oscillato ..
L6599ATDTR ,IMPROVED HIGH-VOLTAGE RESONANT CONTROLLERFeaturesTable 1. Device summary 50% duty cycle, variable frequency control of Order code Package P ..
L6599D ,High-voltage resonant controllerL6599 High-voltage resonant controllerNot for new design
L6599DTR ,High-voltage resonant controllerFeatures■ 50 % duty cycle, variable frequency control of resonant half-bridge■ High-accuracy oscill ..
L6599N ,High-voltage resonant controllerBlock diagramVcc H.V. 12 16 VBOOTDISABLE DIS 8+DIS15 HVGS QUV - HVG 1.85V C17V BOOT DETECTIONR D ..
LC4032ZC-75M56C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032ZE-5TN48I , 1.8V In-System Programmable Ultra Low Power PLDs
LC4064B-25T48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064B-75TN48C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064V-10T100I , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064V-25T44C , 3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
L6599A-L6599AD-L6599ADTR
IMPROVED HIGH-VOLTAGE RESONANT CONTROLLER
January 2013 Doc ID 15308 Rev 7 1/35
L6599AImproved high-voltage resonant controller
Datasheet − production data
Features 50% duty cycle, variable frequency control of
resonant half bridge High-accuracy oscillator Up to 500 kHz operating frequency Two-level OCP: frequency-shift and latched
shutdown Interface with PFC controller Latched disable input Burst mode operation at light load Input for power-ON/OFF sequencing or
brownout protection Non-linear soft-start for monotonic output
voltage rise 600 V-rail compatible high-side gate driver with
integrated bootstrap diode and high dv/dt
immunity -300/800 mA high-side and low-side gate
drivers with UVLO pull-down DIP16, SO16N package
Applications LCD and PDP TV Desktop PC, entry-level server Telecom SMPS High efficiency industrial SMPS AC-DC adapter, open frame SMPS
Table 1. Device summary
Contents L6599A2/35 Doc ID 15308 Rev 7
Contents Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Typical electrical performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157.1 Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
7.2 Operation at no load or very light load . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
7.3 Soft-start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
7.4 Current sense, OCP and OLP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
7.5 Latched shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
7.6 Line sensing function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
7.7 Bootstrap section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
L6599A Description
Doc ID 15308 Rev 7 3/35
1 Description
The L6599A is an improved revision of the previous L6599. It is a double-ended controller
specific to series-resonant half bridge topology. It provides 50% complementary duty cycle:
the high-side switch and the low-side switch are driven ON/OFF 180° out-of-phase for
exactly the same time. Output voltage regulation is obtained by modulating the operating
frequency. A fixed deadtime inserted between the turn-off of one switch and the turn-on of
the other guarantees soft-switching and enables high-frequency operation.
To drive the high-side switch with the bootstrap approach, the IC incorporates a high-voltage
floating structure able to withstand more than 600 V with a synchronous-driven high-voltage
DMOS that replaces the external fast-recovery bootstrap diode.
The IC enables the designer to set the operating frequency range of the converter by means
of an externally programmable oscillator.
At startup, to prevent uncontrolled inrush current, the switching frequency starts from a
programmable maximum value and progressively decays until it reaches the steady-state
value determined by the control loop. This frequency shift is non-linear to minimize output
voltage overshoots; its duration is programmable as well.
At light load the IC may enter a controlled burst mode operation that keeps the converter
input consumption to a minimum.
IC functions include a not-latched active-low disable input with current hysteresis useful for
power sequencing or for brownout protection, a current sense input for OCP with frequency
shift and delayed shutdown with automatic restart. A higher level OCP latches off the IC if
the first-level protection is not sufficient to control the primary current. Their combination
offers complete protection against overload and short-circuits. An additional latched disable
input (DIS) allows easy implementation of OTP and/or OVP.
An interface with the PFC controller is provided that enables the pre-regulator to be
switched off during fault conditions, such as OCP shutdown and DIS high, or during burst
mode operation.
Block diagram L6599A Doc ID 15308 Rev 7
2 Block diagram
Figure 1. Block diagram
L6599A Pin connection
Doc ID 15308 Rev 7 5/35
3 Pin connection
Figure 2. Pin connection (top view)
Table 2. Pin description
