L6232B ,SPINDLE DRIVERBLOCK DIAGRAM
ADVANCE DATA
PLC621+7
ORDERING NUMBER: L6232B
part of their structure. The ..
L6232E ,SPINDLE DRIVERELECTRICAL CHARACTERISTICS (continued)Symbol Parameter Test Condition Min. Typ. Max. UnitG LIN Erro ..
L6234 ,THREE PHASE MOTOR DRIVERThermal Characteristics of the PowerDipshown, is created making use of the printed cir-20,24 Packag ..
L6234PD ,THREE PHASE MOTOR DRIVERL6234THREE PHASE MOTOR DRIVERSUPPLY VOLTAGE FROM 7 TO 52V5A PEAK CURRENTR 0.3Ω TYP. VALUE AT 25°C D ..
L6234PD ,THREE PHASE MOTOR DRIVERTHERMAL CHARACTERISTICSthermal connection with the external world (veryRth j-pinsthin strips only) ..
L6234PD013TR ,THREE PHASE MOTOR DRIVERABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV Power Supply Voltage 52 VSV ,V Input Enable Vo ..
LC322271M-80 ,2MEG (131072words x 16bit) DRAM fast page mode, byte writeElectrical Characteristics at Ta = 0 to +70°C, V = 5 V ± 10%CCLC322271J, M, TParameter Symbol Condi ..
LC32464M-80 ,256K (65536 words X 4 bits) DRAM Fast Page ModeFeatures. 65536 words K 4 bits configuration.. RAS access time/cycle time/power dissipation256 K (6 ..
LC32464P-80 ,256K (65536 words x 4 bit) DRAM fast page modeBlock DiagramR A S o---- Clock generator No,1 ___-__- (w --C) v C CCAS Cy- 9., Clock generalorNo. 2 ..
LC331632M-12 ,512K (32768 words X 16 bits) Pseudo-SRAMPin AssignmentLC331632M-70/80l10/12Vcc GNDT TColumnaddressbuffer (7)Row addrebuffer (8)Column decod ..
LC331632M-70 ,512K (32768 words X 16 bits) Pseudo-SRAMPin AssignmentLC331632M-70/80l10/12Vcc GNDT TColumnaddressbuffer (7)Row addrebuffer (8)Column decod ..
LC338128M-70 ,1 MEG (131072 words x 8 bit) pseudo-SRAMFeatures. 131072 words x 8 bits configuration. CE access time, COE access time, cycle time, operati ..
L6232B
SPINDLE DRIVER
$i)G(bn'N(0lNS(0lR]
fiei0(Xi'il(0EluE(t).%i'20)lti%)(e)
'tiiit
L6232B
3 SPINDLE DRIVER
, ADVANCEDATA
, n 1.5A MAXIMUM PEAK CURRENT
, n CONTROLLED SLEW RATE
u CENTRAL CHARGE PUMP
n PWM AND LINEAR MODES
n CUTOFF TIME USER CONFIGURABLE
n FAST, FREE-WHEELING DIODES ON CHIP
n OVER-TEMPERATURE PROTECTION PLCC2rw
n BRAKE FUNCTION 'NPUT ORDERING NUMBER: L6232B
V DESCRIPTION Dart of their structure. The logic inputs are TTL-
The L6232A is a triple half bridge driver intended evel compatible, with internal pull-up, allowing in-
for use in brushless DC motor applications. This terfacing to open collector outputs. All necessary
part can be used to form the power stage of a circuitry to perform PWM and linear motor speed
three-phase, brushless DC motor control loop, control is included. A central charge pump is
and is especially useful for disk drive applications. utilized to drive the upper DMOS transistors, and
Power drivers are Integrated DMOS transistors also to power the braking function. The L6232Bi IS _
and feature fast recirculating diodes as an integral packaged" In PLCC28.
BLOCK DIAGRAM
la.. acl up
U:1 l' T
, fc CHARGE
I OSCILLATOR" PUMP L6232B
é. BRK DLY Q
Rd Cd THERMAL
SHUTDDUN OUT 9
i INUB
[ IHUC
CONTROL
SHOT/SLEU
-LIN UREF
pun UREF
NEIL 62325-91
V RC: cc
October 1991
D 'isiiiiyesr 0050086 2H5 ibn
SPINDLE MOTOR
Anpu. SE
SENSE2
I This Is advanced information on a new prodLIct now. in development or undergoing evaluation. Details are subiect to change without notice.
i-------------
L6232B
PIN DESCRIPTION
Pin Name F Function
1 to 4 GND Common Ground. Also provides heat-sink to PCB.
5, 9 SENSE Output forcurrent sense resistors.
6 INLB Logic Input to turn on the lower driver (Active High),
7, 1 1 . Vs Supply Voltage. A
8 INLA Logic input to turn on the lowey driver (Active High).
10 Cs External Charge Pump Capacitor.
12 Ce External Main Charge Pump capacitor.
13 RC Cutoff Time RC Network in PWM mode. The Resistorvalue is also used to define
. the slew-rate in linear mode (LIN).
14 INLC Logic input to turn on the lower driver (Active High).
15 BRK DLY External RC network for the brake delay.
16 INUC _ Logic Input to turn on the upper driver (Active Low).
17 PWM Vref Input for Reference Control in PWM mode
18 LIN h/ret Input for Reference Control voltage in LIN mode
19 COMP External compensation for error amplifier
20 OUTA DMOS Half-bridge A Out.
21 BRK Active LOW logic input that triggers the delayed brake.
22 OUTB DMOS Half-bridge B Out.
23 INUA Logic Input to turn on the upper drivers (Active Low).
24 INUB Logic Input to turn on the upper drivers (Active Low).
25 OUTC DMOS Half-bridge 0 Out.
26 to 28 GND Common Ground. Also provides heat-sink to PCB.
PIN CONNECTION (Top view)
D D Ch ca. ca D Ch
Z z a Z Z Z z
(3 ID ID U (3 L9 (3
|_l l_| |_l L_I |_I L_I L_I
4 3 2 1 28 27 26
SENSE1 . s 25 Z OUTC
INLB Cl 6 24 . INUB
U31 - 7 23 - INUA
mm 8 22 OUTB
SENSE2 I 9 21 . BRK
Cs . " . . M f] cum
U92 C, 11 IS - coma
12 13 14 15 tti I 18
I I I I I I I I I 'I I I i-"l
D. U U ' U U. U.
U n: _l .J sy Lu “I
2 cu z ttt c:
H F-l D D
a: x: x
m ca H ttStSL62S2B-tt2tt
ti. _I
_ 490" . l: '7Hii!nii!37 Udswtldfée'thi'aiiu' A
