JM38510/30102SDA ,Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementrary OutputsFeaturesof the rising edge of the clock. The data on the D input mayYAlternate military/aerospace d ..
JM38510/30106BEA ,Hex D Flip-Flop with Clear54LS174/DM54LS174/DM74LS174,54LS175/DM54LS175/DM74LS175Hex/QuadDFlip-FlopswithClearJune198954LS174/ ..
JM38510/30107BEA ,Quad D Flip-Flop with Clear and Complementary OutputsFeaturesYLS174 contains six flip-flops with single-rail outputsThese positive-edge-triggered flip-f ..
JM38510/30203BCA ,Quadruple 2-Input Positive-NAND Buffers With Open-Collector Outp
JM38510/30203BCA ,Quadruple 2-Input Positive-NAND Buffers With Open-Collector Outp
JM38510/30501BCA ,Quadruple 2-Input Positive-OR Gates
KA2284B , 5 DOT LED LEVERL METER DRIVER
KA2285B , 5 DOT LED LEVEL METER DRIVER
KA2285B , 5 DOT LED LEVEL METER DRIVER
KA2288 , 7-COT LED LEVEL METER DRIVER
KA22901 , AM/FM TUNER MPX
KA22901 , AM/FM TUNER MPX
JM38510/30102BDA-JM38510/30102SDA
Dual Positive-Edge-Triggered D Flip-Flop with Preset, Clear and Complementrary Outputs
TL/F/6373
54LS74/DM54LS74A/DM74LS74A
Dual
Positive-Edge-Triggered
Flip-Flops
with
Preset,
Clear
and
Complementary
Outputs
June 1989
54LS74/DM54LS74A/DM74LS74A
Dual Positive-Edge-TriggeredD Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
geredD flip-flopswith complementary outputs.The informa-
tionontheD inputis acceptedbythe flip-flopsonthe posi-
tive going edgeof theclock pulse.The triggeringoccursata
voltage levelandisnot directly relatedtothe transition timethe rising edgeofthe clock. The dataontheD input may changed whilethe clockislowor high without affecting
the outputsas longasthe datasetupand hold times arenot
violated.Alow logic levelonthe presetor clear inputswill
setor resetthe outputs regardlessofthe logic levelsofthe
other inputs.
Features Alternate military/aerospace device (54LS74)is avail-
able. Contacta National Semiconductor Sales Office/
Distributorfor specifications.
Connection Diagram
Dual-In-Line Package
TL/F/6373–1
Order Number 54LS74DMQB, 54LS74FMQB,54LS74LMQB,
DM54LS74AJ, DM54LS74AW,DM74LS74AMor DM74LS74AN
See NSPackage Number E20A, J14A, M14A, N14A orW14B
Function Table
Inputs Outputs CLR CLK D Q Q X X H L X X L H X X H* H* u HH L u LL H L X Q0 Q0eHigh Logic Levele EitherLow orHighLogicLeveleLow Logic Levele Positive-goingTransitionThis configurationis nonstable; thatis,itwillnotpersistwheneitherthe preset
and/or clearinputs returntotheir inactive (high) level.eThe outputlogiclevel ofQbeforethe indicatedinput conditionswere established.
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
