IC Phoenix
 
Home ›  LL47 > JM38510/10901SPA-LM555J/883,Timer
JM38510/10901SPA-LM555J/883 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
JM38510/10901SPA |JM3851010901SPANSN/a10avaiTimer
LM555J/883 |LM555J883NSCN/a400avaiTimer


LM555J/883 ,TimerMICROCIRCUIT DATA SHEETOriginal Creation Date: 08/02/95MJLM555-X REV 1A0Last Update Date: 03/16/01L ..
LM555J/883 ,TimerApplicationsn Precision timingn Pulse generationn Sequential timingn Time delay generationn Pulse w ..
LM556CM ,Dual TimerMICROCIRCUIT DATA SHEETOriginal Creation Date: 08/02/95MNLM556-X REV 0BLLast Update Date: 11/12/98L ..
LM556CMX ,Dual TimerLM556 Dual TimerMarch 2000LM556Dual Timer
LM556CN ,Dual TimerMICROCIRCUIT DATA SHEETOriginal Creation Date: 08/02/95MNLM556-X REV 0BLLast Update Date: 11/12/98L ..
LM556J ,18 V, dual timerGeneral Description The LM556 Dual timing circuit is a highly stable Controller capable of prod ..
LP2995MRX/NOPB ,DDR Termination Regulator 8-SO PowerPAD 0 to 125Electrical CharacteristicsSpecifications with standard typeface are for T = 25°C and limits in bold ..
LP2995MX ,DDR Termination RegulatorLP2995 DDR Termination RegulatorAugust 2004LP2995DDR Termination Regulator
LP2995MX. ,DDR Termination RegulatorPin DescriptionSO-8 Pin orLLP Pin Name FunctionPSOP-8 Pin1 1,3,4,6,9, 13,16 NC No internal connecti ..
LP2995MX/NOPB ,DDR Termination Regulator 8-SOIC 0 to 125FEATURES DESCRIPTIONThe LP2995 linear regulator is designed to meet the2• Low Output Voltage Offset ..
LP2996 ,DDR Termination RegulatorLP2996 DDR Termination RegulatorNovember 2003LP2996DDR Termination Regulator
LP2996LQ ,DDR Termination RegulatorFeaturesn Source and sink currentThe LP2996 linear regulator is designed to meet the JEDECSSTL-2 sp ..


JM38510/10901SPA-LM555J/883
Timer
LM555
Timer
General Description

The LM555isa highly stable devicefor generating accurate
time delaysor oscillation. Additional terminals are provided
for triggeringor resettingif desired.Inthe time delay modeof
operation,the timeis precisely controlledby one externalre-
sistor and capacitor. For astable operationasan oscillator,
the free running frequency and duty cycle are accurately
controlled with two external resistors and one capacitor. The
circuit maybe triggered and reseton falling waveforms, and
the output circuit can sourceor sinkupto 200mAor drive
TTL circuits.
Features
Direct replacementfor SE555/NE555 Timing from microseconds through hours Operatesin both astable and monostable modes Adjustable duty cycle Output can sourceor sink 200 mA Output and supply TTL compatible Temperature stability better than 0.005%per˚C Normallyon and normallyoff output Availablein 8-pin MSOP package
Applications
Precision timing Pulse generation Sequential timing Time delay generation Pulse width modulation Pulse position modulation Linear ramp generator
Schematic Diagram

DS007851-1
February 2000
LM555
imer
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED